
# BIPOLAR LSI 1984 Databook

FIFTH EDITION

Monolithic III Memories

# **BIPOLAR LSI**

**DATABOOK**FIFTH EDITION



PAL®/HAL® Circuits

HMSI™ 8

FIFO 9

Memory Support Series 10

Arithmetic Elements and Logic 11

Multipliers/Dividers 12
Interface 13
General Information 14
Package Drawings 15

Representatives/Distributors 16



PAL\*, (Programmable Array Logic), HAL\*, (Hard Array Logic), HMSI and PLE are trademarks of Monolithic Memories Inc.

Copyright 1978, 1981, 1983 Monolithic Memories Inc. • 2175 Mission College Blvd. • Santa Clara, CA 95050 • (408) 970-9700 • (910) 338-2374

# BIPOLAR LSI

DATABOOK

# Introduction

A Principle Syndrome Selection of the Control of th

FER WORK

STMOR SERVICE

Cydrector Generations (-2)

PARE STREET, STORE STA

W. chinate Support States &

A E is blood bis emanual and after

San Said maliculation

2 Spatistration

A popular obit knemati

GI) episward spanaes

(a) a condition of the condition of the



EXAMPLE 2 and PALASIVE, and PALASIVE, are regulated trademarks of Manchilla Manchiles (Inc.

PALS, (Programma bin Array Logic), MALS, (Haro Array Logic),

Package Codes

# Introduction

This book has been prepared to give the user a concise list of all Bipolar LSI Products offered by Monolithic Memories. It is divided by products into sections on Military Products Division, PROMs, ROMs, Character Generators. PLE™, PAL®/HAL® Circuits, HMSI™, FIFOs, Memory Support Series, Arithmetic Elements and Logic, Multipliers/Dividers, Interface and General Information which has a Listing of Available Literature. Each section has been designed to allow the user the most useable format for the products described. The PROM, ROM, and Character Generator sections give data in the "generic" form allowing a quick review of the trade-off between devices. Inserted also are newer PROM data sheets shown with more detail. Cross references and selection guides are given where applicable. FIFO, PAL, HMSI, Arithmetic Elements, Multipliers/Dividers and Interface data sheets are shown in detail for each product. This LSI data book was formatted with you, the user, in mind. For more information, contact the local Monolithic Memories sales representative or franchised distributor. In section 16 of this book Monolithic Memories Sales Reps and Franchised Distributor are listed, for your convenience.

#### **Prices**

All prices are in U.S. dollars and are subject to change without notice.

#### **Minimum Order Requirements**

For all orders placed in the factory there is a minimum order requirement of \$1000 (\$250 per line item) except for the following:

HAL" Circuits—The \$2-3K N.R.E. and mask charge can be amortized over the initial production commitment. The minimum initial production commitment is 5K units within one year; the minimum quantity per release is 1K.

ProPAL Circuits — When purchased the initial phase of a HAL Circuit, there is no additional N.R.E and there is a nominal adder for programming and testing. The minimum quantity per release is 500 units. When purchased without a followon the \$1-2K N.R.E. can be amortized over a minimum initial production commitment of 2500 units.

ROMs—There is a minimum order requirement of \$2500 and 500 units plus a one time (per bit pattern) mask charge of \$750.

#### Terms

70%/30 days, 30%/45 days from date of invoice, FOB Sunnyvale, California.

#### **Commercial/Military Codes**

The letter codes "C" and "M" are used to denote commercial and military level device limits as follows:

Commercial – TA = 0°C to +75°C  

$$VCC = 5V \pm 5\%$$
  
Military – TA = -55°C to +125°C  
 $VCC = 5V \pm 10\%$ 

#### **Package Codes**

All devices ordered must include a package code as a suffix to the part number. The package code definitions are shown below

PACKAGE CODE	DESCRIPTION
J	Ceramic dual-in-line (600 mil wide)
JS	Ceramic dual-in-line (300 mil wide)
N	Plastic dual-in-line (600 mil wide)
NS	Plastic dual-in-line (300 mil wide)
D	Side brazed ceramic dual-in-line
F	Flat Pack
L	Leadless
T	Inverted "D" package

See "Part Numbering Systems" for complete part descriptions.

#### General

Unless otherwise specified the standard packages are "J" or "N" packages. In some instances the "D" package is the only package available. Other non-standard packages and other military Level 883B devices not listed may be available. Contact a sales representative of Monolithic Memories. Nonstandard devices are considered nonreturnable by distribution to Monolithic Memories.

#### **Screening Options**


PROCESS LEVEL	PART MARKING
MIL-STD-883 Method 5004 and 5005 Level B	883B (Suffix)
MIL-STD-883 Method 5004 and 5005 Level C	883C (Suffix)

## **Part Numbering Systems**


#### PROMS - ROMS PAL® Circuits Programmable Array Logic **Character Generator** PAL = PROGRAMMABLE FAMILY HAL - HARD ARRAY FAMILY 5 3 41-1 J 883B NUMBER OF ARRAY INPUTS **OUTPUT TYPE** TEMPERATURE HI-REL SCREENING H = ACTIVE HIGH CODE LEVEL SEE "SCREENING COMMERCIAL L - ACTIVE LOW COMPLEMENTARY MILITARY X = EXCLUSIVE-OR REGISTERED A = ARITHMETIC REGISTERED PRODUCT PACKAGE TYPE 0 CHARACTER GENERATOR NUMBER OF OUTPUTS SEE PACKAGE SPEED/POWER CODES A = HIGH SPEED -2 = 1/2 POWER 1 CHARACTER GENERATOR -1 - SCHOTTKY PROCESS T.S. (ROMS/PROMS) -4 = 1/4 POWER 2 READ ONLY MEMORY -2 - IMPROVED (ROM) TEMPERATURE RANGE PERFORMANCE PROGRAMMABLE READ C = 0C TO +75C OVER-1 M = -55C TO +125C ONLY MEMORY (PROM) (CASE TEMPERATURE) UNIQUE 2 DIGIT 7 LSI LOGIC PRODUCT PART NUMBER PACKAGE SEE PACKAGE **Octal Interface** CODES SN 54 LS 373 J 883B OPTIONAL HI-REL PROCESSING STANDARD HI-REL SCREENING 883B = MIL-STD-883, PREFIX LEVEL METHOD 5004 & 5005 LEVEL B SEE "SCREENING 883C = MIL-STD-883. TEMPERATURE OPTIONS METHOD 5004 & 5005 LEVEL C CODE COMMERCIAL PACKAGE TYPE 54 MILITARY SEE PACKAGE BIT PATTERN NUMBER FAMILY CODES SCHOTTKY UNIQUE 3 DIGIT LS LOW POWER SCHOTTKY PAL 16 L8 -2 MJ 883B P01234

Products have different numbering formats. These formats are shown in the following columns with detailed descriptions of what each part means. These formats in conjunction with the product selection guides by function will enable you to select the proper military level component.


#### DISCOURS PAL® **Programmable Array Logic**




#### **Octal Interface**




# PLETMUD noitoeles MOR **Programmable Logic Element**




#### Standard Performance **PROMs**



#### **High Performance PROMs**



# JAN PART NUMBERING SYST



# Introduction

# **Table of Contents**

			1-3	NICR P	ROM FAMILY			3-49
Ordering Inform	nation	the following columns with an educate by function with an	1-4	53/6300-1	256 x 4 bit	PROM, standard	cts have d	3-49
Table of Conter	nte	п динова ду типсиол мин вп	1-6	53/6301-1	256 x 4 bit	PROM, standard		3-49
				53/6305-1	512 x 4 bit	PROM, standard	seo lavel A	3-49
Numerical Inde	×		1-10	53/6306-1		PROM, standard		3-49
Product Assura	nce Program		1-12	53/6352-1		PROM, standard		3-49
	5505110	TO DUMOION		53/6353-1		PROM, standard		3-49
MILITARY	PRODUC	TS DIVISION		53/6353-2		PROM, standard		3-49
Military Conten	ts	The structure of the st	2-1	53/6388-1		PROM, standard		3-49
Introduction .	M - 8546		2-3	53/6389-1		PROM, standard		3-49
Standard Proce	ssing Flows	kalonamaro)	2-3	53/6389-2		PROM, standard		3-49
Standard Milita	ry Flow Chart		2-4	53/6330-1		PROM, standard		3-49
				53/6331-1		PROM, standard		3-49
		The Color Medical		53/6308-1		PROM, standard		
			2-8	53/6309-1		PROM, standard		3-49
M38510 Slash S				53/6336-2	Control Williams and Control Advanced Library	PROM, standard		3-49
				53/6340-1		PROM, standard		3-49
				53/6341-1		PROM, standard		3-49
		garjayas sinig		53/6341-2 53/6348-1		PROM, standard		3-49
		Analysis				PROM, standard		3-49
Package Inform	nation		2-14	53/6349-1		PROM, standard		3-49
DDOMO			0.4	53/6349-2 53/6380-1		PROM, standard		3-49
PROMs		PERATURE	3-1	53/6380-1		PROM, standard PROM, standard		3-49
<b>PROM Selectio</b>	n Guide		3-2	53/6381-1		PROM, standard		3-49
				53/6381-1		PROM, standard		3-49
Bipolar PROM	Cross-Referen	nce Guide	3-4		M Family Program			3-59
		ance Analysis		NCH FHO				3-39
				<b>ROMs</b>	TIDIO E SUDINU		Low Power S	4-2
53/63S080	32 x 8 bit	Standard Ti-W		Generic E	ROM Selection Guid	de		4-2
53/63S081	32 x 8 bit	Standard Ti-W		52/6280-1				
53/63S140	256 x 4 bit	Standard Ti-W		52/6281-1		7.0401919194854		4-2
53/63S141	256 x 4 bit	Standard Ti-W		52/6280-2				4-2
53/63S240	512 x 4 bit	Standard Ti-W		52/6281-2				
53/63S241	512 x 4 bit	Standard Ti-W		52/6282-1				
	1024 x 4 bit	Standard Ti-W	3-6	52/6283-1				
53/63S441A	1024 x 4 bit	Standard Ti-W		52/6260-1				4-2
53/63S841	2048 x 4 bit	Standard Ti-W		52/6261-1				
53/63S841A	2048 x 4 bit	Standard Ti-W		52/6255-1		t		4-2
53/63S1641	4096 x 4 bit	Standard Ti-W	J. 100	52/6256-1		t		4-2
53/63S1641A	4096 x 4 bit	Standard Ti-W		52/6290		STU		4-2
53/63S1681	2048 x 4 bit	Standard Ti-W		52/6291				
53/63S1681A	2048 x 4 bit 4096 x 4 bit	Standard Ti-W		52/6275-1				
53/63S3281 53/63S3281A	4096 x 4 bit	Standard Ti-W	3-6	52/6276-1				4-2
53/63S081A	32 x 8 bit	Standard Ti-W						
53/63RA441	1024 x 4 bit	Registered	3-19	CHARA	ACTER GENEI	RATORS		
53/63RS881	1024 x 4 bit	Registered		Charactor	r Generator Selection	on Guido		5-3
53/63RS881A	1024 x 8 bit	Registered		50/6055	5x7 Character Gei			5-7
53/63RA1681	2048 x 8 bit	Registered		51/6155	5x7 Character Ger			5-7
53/63RA1681A				6056	5x7 Character Ger			5-8
53/63RS1681	2048 x 8 bit	Registered		6156	5x7 Character Ger			5-8
53/63RS1681A		Registered		6071	7x9 Character Ger			5-9
53/63D1641	4096 x 4 bit			6171	7x9 Character Ger			5-9
		structions		6061	5x7 Character Ger			
		ming Instructions		6161	5x7 Character Ger			
II-VV FHOIVI Fal	iny riogiani	ming matructions	5-47	0101	ONT CHARACTER GE	161at01 N3120		5-10

# 1

# **Table of Contents**

CHAR	ACTER GENERATORS (continued)		PAL/	HAL LOGIC DIAGRAMS	
6072	7x9 Character Generator RS128	5-12	10H8	Octal 10 Input And-Or-Gate Array	7-36
6172	7x9 Character Generator RS128	5-12	12H6	Hex 12 Input And-Or-Gate Array	7-37
52/6290	7x9 Custom Character Generator RS128	5-15	14H4	Quad 14 Input And-Or-Gate Array	
52/6291	7x9 Custom Character Generator RS128	5-15	16H2	Dual 16 Input And-Or-Gate Array	7-39
52/6292	7x9 Custom Character Generator RS128	5-15	16C1	16 Input And Or /And Or Invest	
52/6293	7x9 Custom Character Generator RS128	5-15	1001	Gate Array	7-40
32/0293	7 A 9 Odstorii Orlaracter Generator (10 120	0 10	10L8	Octal 10 Input And-Or-Invert Gate Array	7-41
DIFE	74SSSS 8 4 8 Hgh-Spaed VIIMA		12L6	Hex 12 Input And-Or-Invert Gate Array	7-42
Value .	VASSES B x 8 High-Space Schottky Multipliers		14L4		7-43
			16L2	Dual 16 Input And-Or-Invert Gate Array	7-44
	1		16L8	Octal 16 Input And-Or-Invert Gate Array	
PLE11P4	1	6-3	16R8	Octal 16 Input Registered	7-43
	1		TONO	And-Or-Gate Array	7-46
PLE Prog	gramming Instructions	6-7	16R6	Hex 16 Input Registered Manual ASS	
DAL /L	IAL CIRCUITS		00-0	And-Or-Gate Array	7-47
PAL/F	IAL CIRCUITS		16R4	Quad 16 Input Registered	COLTA
PAL/HA	L Circuits Contents	7-2		Quad 16 Input Registered And-Or-Gate Array	7-48
	Introduction		16X4	Quad 16 Input Pegistered	
10H8	Octal 10 Input And-Or-Gate Array	7-17		And-Or-Xor Gate Array	7-49
12H6	Hex 12 Input And-Or-Gate Array		16A4	Quad to input Registered	
14H4	Quad 14 Input And-Or-Gate Array			And-Carry-Or-Xor Gate Array	7-50
16H2	Dual 16 Input And-Or-Gate Array		12L10	Deca 12 Input And-Or-Invert Gate Array	7-51
16C1	16 Input And-Or-/And-Or-Invert		14L8	Octal 14 Input And-Or-Invert Gate Array	7-52
	Gate Array	7-17	16L6	Hex 16 Input And-Or-Invert Gate Array	7-53
10L8	Octal 10 Input And-Or-Invert Gate Array	7-17	18L4	Quad 18 Input And-Or-Invert Gate Array	7-54
12L6	Hex 12 Input And-Or-Invert Gate Array		20L2	Dual 20 Input And-Or-Invert	7-55
14L4	Quad 14 Input And-Or-Invert Gate Array		20C1	20 Input And-Or/And-Or Invert Gate Array	7-56
16L2	Dual 16 Input And-Or-Invert Gate Array	7-17	20L10	Deca 20 Input And-Or-Invert Gate Array	7-57
16L8	Octal 16 Input And-Or-Invert Gate Array		20X10	Deca 20 Input Registered	
16R8	Octal 16 Input Registered			And-Or-Xor Gate Array	7-58
	And-Or-Gate Array		20X8	Octal 20 Input Registered	
16R6	Hex 16 Input Registered			And-Or-Xor Gate Array	7-59
	And-Or-Gate Array	7-17	20X4	Quad 20 Input Registered	
16R4	Quad 16 Input Registered	AA21/02	001.0	And-Or-Xor Gate Array	
101//	Quad 16 Input Registered And-Or-Gate Array  Quad 16 Input Registered And-Or-Xor Gate Array	7-17	20L8	Octal 20 Input And-Or-Invert Gate Array	
16X4	Quad 16 Input Registered	7 17	20R8	Octal 20 Input Registered And-Or-Gate Array	7-62
1004	Quad 16 Input Registered	7-17	20R6	Hox 20 Input Pagistared	7-02
16A4	And-Carry-Or-Xor Gate Array	7-17	20110	Hex 20 Input Registered And-Or-Gate Array	7-63
12L10	Deca 12 Input And-Or-Invert Gate Array	7-17	20R4	Quad 20 Input Registered	, 00
14L8	Octal 14 Input And-Or-Invert Gate Array	7-17	08-01	Quad 20 Input Registered And-Or-Gate Array	7-64
16L6	Hex 16 Input And-Or-Invert Gate Array				
18L4	Quad 18 Input And-Or-Invert Gate Array	7-17	HMS	Logic Strops	
20L2	Dual 20 Input And-Or-Invert Gate Array	7-17	LIMOLO	Selection Guide	8-2
20C1	20 Input And-Or/And-Or Invert Gate Array	7-17			
20L10				Contents	
20X10	Deca 20 Input And-Or-Invert Gate Array	7-17		74LS461 Octal Counter	
20110	Deca 20 Input Registered And-Or-Xor Gate Array	7-17		74LS469 8-Bit Up/Down Counter	
20X8	Octal 20 Input Registered	1-11		4LS498 Octal Shift Register	
LONG	And-Or-Xor Gate Array	7-17		4LS380 Multifunction Register	
20X4	Quad 20 Input Registered	SNT48		4LS491 10-Bit Counter	
	And-Or-Xor Gate Array	7-17		4LS450 16:1 Mux	8-24
20L8		7-17		'4LS451 Dual 8:1 Mux	8-28
20R8	Octal 20 Input Registered			'4LS453 Quad 4:1 Mux	8-32
	And-Or-Gate Array	7-17	SN54/7	4LS460 10-Bit Comparator	8-36
20R6	Hex 20 Input Registered				
	And-Or-Gate Array	7-17			
20R4	Quad 20 Input Registered	WENDAY.			
241 21	And-Or-Gate Array	7-17			
	L Specifications	7-22			
	gramming	7-31			
PAL Volt	age Legend	7-34			

# Introduction

# **Table of Contents**

FIFO		HAL LOGIC DIAGRAI		MULTIPLIE	RS/DIVIDERS	
FIFO Selection G	uide		9-2	Multipliers/Divid	ers Selection Guide	12-2
			9-2	Multipliers/Divid	ers Contents	12-2
"FIFOs' Rubber-E	and Men	nories to Hold Your			s to Go Forth and Multiply"	
System Togeth	er"	Alaba Gabuy, mont bit, and	9-3	SN54/74S508	8 x 8 Multiplier/Divider	12-8
C57/67401	Casca	adable	9-8		16 x 16 Multiplier/Divider	
C57/67402		adable	9-8	SN54/74S557	8 x 8 High-Speed	
C57/67401A	Casc	adable	9-8		Schottky Multipliers	12-37
C57/67402A	Casc	adable	9-8	SN54/74S558	8 x 8 High-Speed Schottky Multipliers	HE
C67/401B	Casc	adable	9-8			
C67/402B		adable	9-8			
57/67401		dalone	9-20			
57/67402		dalone	9-20	INTERFACE		
57/67401A		dalone	9-20	8-Rit Interface S	election Guide	
57/67402A		dalone			nts	
67401B		dalone		"Pick the Right 8	B-Bit-or 16-Bit Interface Part	100
67402B		dalone			· · · · · · · · · · · · · · · · · · ·	
67L401	Low	Power Cascadable	9-31	SN54/74LS210	8-Bit Buffers	
MEMORYCL				SN54/74LS240	8-Bit Buffers	
MEMORY SU	JPPOH	II SERIES		SN54/74LS241	8-Bit Buffers	
Memory Support	Series S	election Guide	10-2	SN54/74LS244	8-Bit Buffers	
Memory Support	Series C	ontents	10-2	SN54/74S210	8-Bit Buffers	
		With 'S700-Family		SN54/74S240	8-Bit Buffers	
		hourierOeboAduonia Feeblee	10-3	SN54/74S241	8-Bit Buffers	
SN74S408-3		Multi-Mode DRAM	10.10	SN54/74S244	8-Bit Buffers	
CN174C400 0		Controller/Driver	10-10	SN54/74LS310	Octal Buffer with Schmitt Triggers	13-21
SN74S408-2		Multi-Mode DRAM Controller/Driver	10-10	SN54/74LS340	Octal Buffer with Schmitt Triggers	13-21
SN74S408		Multi-Mode DRAM	10-10	SN54/74LS341	Octal Buffer with Schmitt Triggers	13-21
314740400		Controller/Driver	10-10	SN54/74LS344	Octal Buffer with Schmitt Triggers	13-21
SN74S409-3		Multi-Mode DRAM		SN54/74LS245	Octal Transceiver	13-26
		Controller/Driver	10-27	SN54/74LS645	Octal Transceiver	13-29
SN74S409-2		Multi-Mode DRAM	Lynn	SN74LS645-1	Octal Transceiver	13-29
08.3		Controller/Driver	10-27	SN54/74LS273	Octal Registers with Master Reset	13-32
SN74S409		Multi-Mode DRAM Controller/Driver	10.27	SN54/74LS377	Octal Register with Clock Enable	
SN54/74S700/73		DRAM Drivers with	10-27	SN54/74S273	8-Bit Registers with Master Reset	
31434/143100/13		Complementary Enable	10-51	SN54/74S377	8-Bit Register with Clock Enable	
SN54/74S730/734	1	DRAM Drivers with	BROS	SN54/74LS373	Octal Latches	
		Assertive Low Enables	10-51	SN54/74LS374	Octal Register	
HD1-6600-8/HD1-	-6605-8	Quad Power/		SN54/74S373	Octal Latch	
		Logic Strobe	10-60	SN54/74S374	Octal Register	13-39
HD1-6600-5/HD1	-6605-5	Logic Strobe	10.60	SN54/74S383	8-Bit Register with Clock Enable	12 42
HD1 6600 2/HD1	eene o	Ouad Power/	10-00	SN54/74LS533	and Open-Collector Outputs 8-Bit Latch with Inverting Outputs	
HD1-0000-2/HD1	-0003-2	Quad Power/ Logic Strobe	10-60	SN54/74LS534		
		Contents Transmission	ISWIN .	31N34/14L3334	Octal Register with Inverting Outputs	13-47
ARITHMETIC	CELE	MENTS AND LOGIC		SN54/74S533	8-Bit Latch with Inverting Outputs	
			Address .	SN54/74S534	Octal Register with	012:02
		Logic Selection Guide		0.10	Inverting Outputs	13-47
		Logic Contents		SN74S531	8-Bit Latch with 32 mA Outputs	
SN54/74S381	Arithme	tic Logic Function Generator	11-3	SN74S532	Octal Register with mA Output	13-51
SN54/74S182		nead Carry Generators		SN74S535	8-Bit Latch with Inverting,	
SN54/74S148		peed Schottky		71-7 ye	32 mA Outputs	13-54
20.0	Priori	ty Encoders	11-9	SN74S536	Octal Register with Inverting,	10.51
SN54/74S348	High-Sp	peed Schottky		CNE4/740700	32 mA Outputs	13-54
		ty Encoders	11-9	SN54/74S700	Octal Dynamic-RAM Driver with 3-State Outputs	13-59
SN50/6086		ne Look-Up Table		SN54/74S730	Octal Dynamic-RAM Driver	10-00
SN50/6087		ne Look-Up Table		11-1	with 3-State Outputs	13-59
SN52/6255		ne Look-Up Table		SN54/74S731	Octal Dynamic-RAM Driver	
SN52/6256	10 Bit Li	ne Look-Up Table	11-17	7-31	with 3-State Outputs	13-59

INTERFACE	(continued	1)	5235-1	PACKA	GE DRAWINGS	 15-1
SN54/74S734	Octal Dynam with 3-Stat	nic-RAM Driver	13-59	Package I	Orawings Contents	 15-2
SN54/74LS793	8-Bit Latches	Registers	13-60	Flat Pack	a.3088-10H	 15-8
CNI54/741 0704	With Read	Dack		Cerdip .		 15-13
SN54/74LS794	8-Bit Latches	nack	13-60	Leadless	Chip Carrier	 15-20
	With Flouds	Juon	1-0/50	Molded P	lastic	 15-22
13-15	5405210	4-2		Top Braze	ed Ceramic	 15-28
GENERAL	<b>NFORMAT</b>	TION S		Cerpack		 15-29
Definition of Te	rms and Wavet	forms	14-2	7-22	PALISHS	
		out Format	14-4	REPRE	SENTATIVES	
			14-6	AND	DISTRIBUTION	16-1
					PALISLID	
	54L5340					
13-21	PHT8941		6293		PAL14H4-2	
					PALISES	
	SAL5373		53D1641			
		3-27				
					PAL1801	
			5395881		PAL1901-2	HALTHLA-2
	S4LS451		53RSB81A			
	SALSASS	3-32			PAL16H2-2	
		3-6				
					PALIGLE	
	541.5498	3-6	535140			
					PAL10LBA-2	
					PAL16L8A-4	
			535241			
	54LS793		538441			
	545148		ESSB41A		PALISRS	
			Arabreta			
					PALTERSA-4	
			Arsaresa			
					PALISRSA	
			5333281A		PAL16RBA-2	
					PALISLA	
	848808		5309-1			
			\$330-1			
			5331-1	72-7		
			\$3008-2	732-7	PALZORBA	
					PAL20RBA	
	SASSES	3-49	5341-1		PAL20X4	
			5341-2			
					PAL20X10	
					8808	
				11-17		HAL20X4
		3-49				
	STADIA				5755	

		8	Numerica	al Index			
C57401	9-8	HD1-6600-2	10-60	5255	11-17	5353-2	3-49
C57401A	9-8	HD1-6600-5	10-60	5255-1	4-2	5380-1	3-49
C57402	9-8	HD1-6600-8	10-60	5256	11-17/1-0	5380-2	3-49
C57402A	9-8	HD1-6605-2	10-60	5256-1	4-2 100 9	5381-1	3-49
007404	9-8	HD1-6605-5	10-60	5260-1	4-2	5381-2	3-49
C67401A		HD1-6605-8	10-60	5261-1	4-2	5388-1	3-49
2	9-8	PAL10H8	7-22	5275-1	4-2	5389-1	3-49
C67401B	9-8 9-8	PAL10H8-2	7-28	5276-1	4-2	5389-2	3-49
C67402 C67402A	9-8	PAL10H6-2 PAL10L8	7-20	5280-1	4-2	54LS210	13-15
C67402B	9-8	PAL10L8	7-28	5280-2	4-2 1401	54LS240	13-15
		PAL12H6	7-22	5281-1	4-2	54LS241	aT to 13-15
HAL10H8	7-22	PAL12H6-2	7-28	5281-2	4-2	54LS244	13-15
HAL10H8-2	7-28	PAL12L6	7-22	5282-1	4-2	54LS245	13-26
HAL10L8	7-22	PAL12L6-2	7-28	5283-1	4-2	54LS273	13-32
HAL10L8-2	7-28	PAL12L10	7-23	5290	4-2	54LS310	13-21
HAL12H6	7-22	PAL14H4	7-22	5291	4-2	54LS340	13-21
HAL12H6-2	7-28	PAL14H4-2	7-28	5292	5-15	54LS341	13-21
HAL12L6	7-22	PAL14L4	7-22	5293	5-15	54LS344	13-21
HAL12L6-2	7-28	PAL14L4-2	7-28	53D1641	3-37	54LS373	13-39
HAL12L10	7-23	PAL14L8	7-23	53RA441	3-19	54LS374	13-39
HA14H4	7-22	PAL16A4	7-24	53RA1681	3-27	54LS377	13-32
HAL14H4-2	7-28	PAL16C1	7-22	53RA1681A	3-27	54LS380	8-16
HAL14L4	7-22	PAL16C1-2	7-28	53RS881	3-22	54LS450	8-24
HAL14L4-2	7-28	PAL16H2	7-22	53RS881A	3-22	54LS451	8-28
HAL14L8	7-23	PAL16H2-2	7-28	53RS1681	3-32	54LS453	8-32
HAL16A4	7-24	PAL16L2	7-22	53RS1681A	3-32	54LS460	8-36
HAL16C1 HAL16C1-2	7-22 7-28	PAL16L2-2	7-28	53S080	3-6	54LS461	8-4
HAL16H2	7-20	PAL16L6	7-23	53S081	3-6	54LS469	8-8
HAL16H2-2	7-28	PAL16L8	7-24	53S081A	3-15	54LS491	8-20
HAL16L2	7-22	PAL16L8A	7-26	53\$140	3-6	54LS498	8-12
HAL16L2-2	7-28	PAL16L8A-2	7-29	53\$141	3-6	54LS533	13-47
HAL16L6	7-23	PAL16L8A-4	7-30	53\$240	3-6	54LS534	13-47
HAL16L8	7-24	PAL16R4	7-24	53S241	3-6	54LS645	13-29
HAL16L8A	7-26	PAL16R4A	7-26	53\$441	3-6	54LS793	13-60
HAL16L8A-2	7-29	PAL16R4A-2	7-29	53S441A	3-6	54LS794	13-60
HAL16L8A-4	7-30	PAL16R4A-4	7-30	53\$841	3-6	54S148	11-9
HAL16R4	7-24	PAL16R6	7-24	53S841A	3-6	54\$182	11-6
HAL16R4A	7-26	PAL16R6A	7-26	53S1641	3-6	54S210	13-15
HAL16R4A-2	7-29	PAL16R6A-2	7-29	53S1641A	3-6	54\$240	13-15
HAL16R4A-4	7-30	PAL16R6A-4	7-30	53S1681	3-6	54\$241	13-15
HAL16R6	7-24	PAL16R8	7-24	53S1681A	3-6	54S244	13-15
HAL16R6A	7-26	PAL16R8A	7-26	53\$3281	3-6	54\$273	13-35
HAL16R6A-2	7-29	PAL16R8A-2	7-29 7-30	53S3281A	3-6	54\$348	11-9
HAL16R6A-4	7-30	PAL16R8A-4 PAL16X4	7-30	5300-1	3-49	54\$373	13-39
HAL16R8	7-24	PAL18L4	7-24	5301-1	3-49	54\$374	13-39
HAL16R8A	7-26	PAL20C1	7-23	5305-1	3-49	54\$377	13-35
HAL16R8A-2	7-29	PAL20L2	7-23	5306-1	3-49	54S381	11-3
HAL16R8A-4	7-30	PAL20L2	7-23	5308-1	3-49	54\$383	13-43
HAL16X4	7-24	PAL20L10	7-25	5309-1	3-49	54S508	12-8
HAL18L4	7-23	PAL20R4A	7-27	5330-1	3-49	54S516	12-21
HAL20C1	7-23	PAL20R6A	7-27	5331-1	3-49	54\$533	13-47
HAL20L2	7-23	PAL20R8A	7-27	5336-2	3-49	54S534	13-47
HAL20L8A	7-27	PAL20X4	7-25	5340-1	3-49	548557	12-37
HAL20L10	7-25	PAL20X8	7-25	5341-1	3-49	54S558	12-37
HAL20R4A	7-27	PAL20X10	7-25	5341-2	3-49	54\$700	10-51
HAL20R6A	7-27	The Control of the Co		5348-1	3-49	54\$730	10-51
HAL20R8A	7-27	5055	5-7	5349-1	3-49	548731	10-51
HAL20X4 HAL20X8	7-25	5086	11-17	5349-2	3-49	54\$734	10-51
HAL20X10	7-25 7-25	5087 5155	11-17	5352-1 5353-1	3-49	57401	9-20
TIMEZUATU	1-23	3133	5-7	3333-1	3-49	57401A	9-20

#### Numerical Index 57402 9-20 63RS1681 3-32 6380-2 3-49 74LS645 13-29 57402A 9-20 63RS1681A 3-32 6381-1 3-49 74LS645-1 13-29 635080 3-6 3-49 6381-2 74LS793 13-60 6055 5-7 63S081 3-6 6388-1 3-49 6056 5-8 74LS794 13-60 63S081A 3-15 6389-1 3-49 6061 5-10 63\$140 3-6 3-49 74S148 11-9 6389-2 6071 5-9 635141 74S182 11-6 3-6 6072 5-12 63S240 3-6 67401 9-20 74S210 13-15 6086 11-17 63S241 3-6 67401A 9-20 **74S240** 13-15 6087 11-17 635441 3-6 67401B 9-20 74S241 13-15 0 5-7 6155 63S441A 3-6 67402 9-20 **74S244** 13-15 6156 5-8 63S841 3-6 67402A 9-20 74S273 13-35 6161 5-10 63S841A 3-6 67402B 9-20 **74S348** 11-9 6171 5-9 63\$1641 67L401 9-31 74S373 13-39 3-6 6172 5-12 63S1641A 3-6 745374 13-39 6255 11-17 63S1681 3-6 74S377 13-35 74LS210 13-15 6255-1 4-2 63S1681A 3-6 74S381 11-3 74LS240 13-15 6256 11-17 74S383 13-43 4-2 63S3281 3-6 74LS241 13-15 6256-1 74S408 10-10 og 100 4-2 d on 63S3281A 3-6 74LS244 6260-1 13-15 10-10 74LS245 13-26 74\$408-2 6261-1 4-2 6300-1 3-49 10-10 745408-3 6275-1 4-2 74LS273 13-32 6301-1 3-49 74S409 10-27 6276-1 4-2 74LS310 13-21 6305-1 3-49 74\$409-2 10-27 6280-1 4-2 74LS340 13-21 4-2 6306-1 3-49 74\$409-3 10-27 6280-2 74LS341 13-21 6308-1 3-49 74S508 12-8 6281-1 4-2 74LS344 13-21 4-2 A 12-21 6309-1 3-49 74LS373 74S516 6281-2 13-39 4-2 6330-1 3-49 74S531 13-51 74LS374 13-39 6282-1 6331-1 3-49 74LS377 74S532 13-51 6283-1 4-2 13-32 3-49 74S533 6336-2 74LS380 8-16 13-47 6290 4-2 6340-1 3-49 74S534 13-47 74LS450 8-24 6291 4-2 6341-1 3-49 74\$535 13-54 74LS451 6292 5-15 8-28 6341-2 3-49 74LS453 74\$536 13-54 6293 5-15 8-32 6348-1 3-49 74\$557 12-37 74LS460 8-36 63D1641 3-37 6349-1 3-49 74\$558 12-37 74LS461 8-4 63RA441 3-19 745700 6349-2 3-49 10-51 74LS469 8-8 63RA1681 3-27 745730 10-51 6352-1 3-49 74LS491 8-20 63RA1681A 3-27 6353-1 3-49 745731 10-51 74LS498 8-12 63RS881 3-22 6353-2 3-49 74LS533 745734 10-51 13-47 63RS881A 3-22 6380-1 3-49 74LS534 13-47

9858, "Quality Program Requirements," MIL-I-45208, "Inspection System Requirements," and MIL-M-38510, Appendix A, "Product Assurance Program." MIL-M-38510 plays a significant role in structuring Monolithic Memories' quality program.

Monolithic Memories' facilities in Sunnyvale were certified in June of 1977 by DESC, Defense Electronics Supply Center, to manufacture and qualify to Class B and Class C Schottky Bipolar PROMs, ROMs and RAMs in accordance with the requirements of MIL-M-38510. This certification included a successful audit of our quality system to the stringent requirements of Appendix A of MIL-M-38510 which defines a Product Assurance Program tailored for integrated circuit manufacturers by DESC. This same quality system has also met the strict requirements of both "controlled" and "captive" line programs connected with our special Hi-Rel programs.

The quality accent at Monolithic Memories is on process control as reflected in the use of many monitors and audits rather than gate inspections. This philosophy is consistent with building in quality and reliability rather than attempting to screen for it.

#### **Process Control**

Monolithic Memories' advanced low-power Schottky TTL process uses such techniques as redundant masking to reduce random defects and self-aligning masking to reduce active chip area. Although more costly than the standard SSI or MSI Schottky TTL processes, these approaches yield better quality, increased reliability and lower overall cost due to higher net die per wafer. During the initial production stages of new designs and periodically thereafter, engineering characterizes the design-process compatibility by careful sample selection of lots reflecting process variable extremes.

our Penang, Malaysia facility. The facility has been qualified and is routinely monitored for conformance to MIL-STD-883 by Monolithic Memories' military customers as well as by Monolithic Memories' Quality Control Department. All standard military hermetic Monolithic Memories products are 100% screened to MIL-STD-883 Class C. This includes:

- · Pre-cap inspection.\*
- High-temperature storage at 150°C.
- Temperature cycling. -65°C to +150°C.
- · Constant acceleration.
- · Fine and gross leak.
- · Final electrical test.
- · Q.A. sample acceptance testing.

Standard commercial hermetic product receives the following screens and monitors to insure the highest possible product quality.

- Pre-cap inspection\*
- · High temperature storage
- Temperature cycle
- 0.000
- Constant acceleration
- Fine and gross leak
- Final electrical test

Daily monitors in lieu of 100% screening which insure the AQL levels before are

met or exceeded.

The product assurance levels which Monolithic Memories guarantees are listed in the table on this page.

Reliability Engineering maintains product surveillance through routine sampling and submission to MIL-STD-883, method 5005, qualification testing. Additional step-stress and extended (limit) testing conditions are used when warranted. In general, failure rates have been found to be two orders of magnitude better than MIL-HDBK-217 estimates.

The quality organization is defined into three departments:


- Quality control
- Quality assurance
- · Reliability assurance

## **Quality Assurance (AQL) Levels**

TEST	LEVEL I COMMERCIAL (%)	LEVEL II MILITARY (%)
Hermeticity (includes fine and gross)	0.65	0.4
Electrical		
DC at 25°C	.40	.25
Functional at 25°C	.40	.25
AC at 25°C	.65	.40
DC at Temperature Extremes	.65	.65
Functional at Temperature Extremes	.65	.65
AC at Temperature Extremes	1.5	1.5

<sup>\*</sup> Modified for LSI.

<sup>\*</sup> Modified MIL-STD-883 Pre cap.





#### MILITARY CONTENTS

Introduction	2-3
Standard Processing Flows	2-3
Standard Military Flow Chart	2-4
Die Information	2-6
Die Flow Traveler	2-7
JAN Program	2-8
M38510 Slash Sheet Cross Reference to	2-8
Generic Part Number	2-0
DESC Drawing Program	2-9
Quality Programs	2-10
Military PROM Performance Analysis	2-13
Package Information	2-14

(a) is a total dintal Chasuff the sangelia



# Introduction

In August, 1982 Monolithic Memories Inc. formed a Military Products Division. Although Monolithic Memories has participated in the defense market for some time, we feel that by focusing on this very demanding customer base with a totally dedicated resource, we can provide aerospace and military systems manufacturers with a new industry standard of service and responsiveness.

Monolithic Memories offers devices to a full complement of military screening levels:

Monolithic Memories Inc. Level S JAN 38510 Class B DESC Drawing Program Mil-Std-883 Class B

In addition, we welcome the opportunity to review and quote to customer source control drawings. Our spec Review group is measured to a 2 week turn-around time on drawing reviews, so our customers will receive a timely response on our ability to meet custom requirements.

Monolithic Memories is Certified by the Defense Electronics Supply Center to assemble and test Mil-M-38510 Class B devices at its Sunnvyale, California facility.

Offshore Assembly facilities are located in Penang, Malaysia.

# **Standard Processing Flows**

Standard Military Flow Chart

Monolithic Memories Processing and Screening flows are organized to provide a broad selection of processing options, structured around the most commonly requested customer flows.

Standard processing flows which the Military Products Division currently operates to include:

Modified Level S
JAN 38510
DESC Drawing Program
Mil-Std 883 Class B

In addition, these flows are expanded to provide for factory programming on PAL circuits and PROMS, when required by our customers.

Major benefits can be realized by ordering product to standard flows whenever possible:

- Minimize need for source control drawings.
- Cost savings on unit cost no price adders for custom processing.
- Improved lead time no spec review or negotiation time, plus the ability to pull product from various work-in-process stages or purchase product from finished goods inventory.

For your reference, we have included our Modified Level S flow and our Mil-Std-883 Class B flow. For your planning purposes, we have included typical throughput times for each operation, as product proceeds through the processing flow.

It is the policy of Monolithic Memories, to always operate to the most current revision of Mil-Std-883.

**Standard Military Flow Chart** 

SCREENING	MODIFIED LEVEL S	REQUIREMENT	AVERAGE THROUGHPUT TIME
	MIL-STD-883, METHOD 5004		DAYS
S.E.M.	2018	Sample	10
Assembly	USA assembly	1	10
Non-destruct bond pull	2023 (sample)	LTPD = 5 REJ = 0 SS = 2, all wires	2
Die shear	2019 (sample)	REJ = 0	2
Internal visual	2010 cond. A (modified)	100%	10
Stabilization bake	1008	100%	2
Temperature cycling	1010	100%	2 2 2
Constant acceleration	2001 test cond. D or E Y <sub>1</sub> orientation only	100% 101 2011 20110011	ugust, 186. <sup>2</sup> Monolitrio M
Seal A) Fine B) Gross	1014 cond. A cond. C	100%	d in the decine market f
Particle impact noise detection (PIND)	2020 cond. A only	100%	cated resout e, we can pro-
Interim electrical parameters	Per applicable device specification TA = 25°C only programming step	lam 100% o flut a of asolv	ongiveness. offilhic Man Pries offers de ery screening levels:
Serialization Serialization	MI-SIM	100% 2 level 5 %001	Morg Ithic Memoria
X-RAY Divoid to be be be a X-RAY.	2012 two views X and Y axis only	100% mang	DESC: Drawing Pro
Interim electrical parameter	Per applicable device specification TA = 25°C only (delta's when required)	100%	Idilian, we visicome the op- omer source control drawn sured to a 2 week turn-erou
agniwarb toringo s of Burn in anabba song on — tar	1015 cond. D TA = +125°C, (min.) time = 240HRS	100%	customers will receive a ting coustom reaffirements. Olithic Memories Is Certifi
Post electrical parameters	Per applicable device specification TA = 25°C only (delta's when required)	100%	ply Center to assemble and a Sunnyvale California facilitore Assembly facilities are
Percent defect allowable	PDA = 5%	100%	2
Delta calculations (when applicable)	Per applicable device specification		2
Final electrical parameters (hot and cold extremes)	Per applicable device specification	100%	6
Freeze out (nichrome only)	Option	Option	5
Final electrical (delta's when applicable)	Per applicable device specification TA = 25° C only	100%	2
Delta calculations (when applicable)	Per applicable device specification		2
Group A lot	5005 Level S		2
Group B inspection lot	5005 class B		5
Group C	5005 class B	Every 3 months	40
Group D  External visual	5005 class B 2009	Every 6 months	20

Average throughput times are for your information to give you a better understanding of the time involved for each processing step. Since delivery time could be extended due to die availability, or shortened by utilizing partially processed inventories, the above throughput times listed should not be interpreted as delivery lead time. Contact your local sales representative for delivery lead time on specific part types.

	177	
MIL-STD-883, METHOD 5004	1 20	DAYS
	IVUE	
Typically offshore assembly		10
	- Company	
		olisemotel e
2010 cond. B	100%	5
1008	100%	2
1010 Sour dat retaw lantgro of 92	Definence (100% a al mai	ord "Pic" (See 2 maly orthic
2001 test cond. D or E Y <sub>1</sub> orientation only	100%	2
1014 cond. A suborg ordinage arthrol years place affairs a cond. C	100%	dieve that quality is the naun
	our "Test Philosophy". The	recrumg stages.
As a minimum, each wallle pack is labeled with:	limits. As a result, we can	pictoria netrioit of panemo
Mondithic Memories part number	Jata sheet parameter condi-	edt of somemo 2eq setnereur
Date indicating lot acceptance	acutorid nadesore	and limits specified for each p
Standard Shipmont Data	temperature correlated rest	e of D 'dS is baderg work are
mangaib prihand eniver your te	(-55°C to 125°C or 0°C to	am. Temperature simulation
toyal notestillarem solves to your te	imeters.	ng for DC and functional per
Per applicable device specification TA = 25°C only	TOO% and periodic statistics	2 . AC parameters are guarantited DA
		.pnllemas
1015 cond. C or D TA = +125° C (min.), time = 160 HRS	100%	noito 10 ani lau
Die is grobessed and handled under the specifically dentite	ass otherwise specified)	Wind the sound of
	4000/	noilsegant xoli
	100%	200 High McSmitisation
		later saw completely through
PDA = 10%		2 <sub>sib</sub> costai si
Package sample testing	8017	
Typically offshore assembly  2010 cond. B	Il die are paraivated	
Little Holder	heel docte ain heenste y	taubni ya heldassee ad yet
Ordering information		ond and sealing techniques
Atapolithic Managers and number plus "X" in lieu of	no gold backing)	5/20 mils thick typically (with
package letter designation	eceptance	ality Control: Lot A
5005 class B		3
5005 class B		5
5005 class B	Every 3 months	40
5005 class B	Every 6 months	20
2009 lot qualification	100%	2



# **Die Information**

#### Introduction

Monolithic Memories' "Die" program is a quality oriented, comprehensive plan, designed to serve the expanding hybrid market.

We believe that quality is the natural result of our concentrated emphasis in reliability at the design development, process and manufacturing stages.

The chip reliability is enhanced by our "Test Philosophy". The die is screened to tighten electrical limits. As a result, we can fully guarantee performance to the data sheet parameter conditions and limits specified for each packaged product.

#### **Testing**

All die is 100% probed at 25° C to a temperature correlated test program. Temperature simulation (–55° C to 125° C or 0° C to 75° C) is accomplished via V<sub>CC</sub> variation and test limit guard-banding for DC and functional parameters.

NOTE: AC parameters are guaranteed by design and periodic statistical sampling.

#### **Visual Inspection**

- 100% inspection to 2010B (unless otherwise specified)
- Silox Inspection
- X200 High Magnification
- Wafer saw completely through
- · No ink on die

# **Physical Characteristics**

- All die are passivated
- Aluminum or aluminum/copper metallization
- May be assembled by industry standard die attach, lead bond and sealing techniques for LSI Bi-Polar products
- 15/20 mils thick typically (with no gold backing)

# **Quality Control: Lot Acceptance**

2010B Visual Inspection

• 0.4 AQL for Military product lots

NOTE: The visual criteria is guaranteed within the periphery of the bond pads unless otherwise negotiated.

#### **Traceability**

· To original wafer fab runs

#### **Packaging**

- Waffle pack; sized for the specific product
- · One waffle pack per plastic bag
- · Vacuum seal with dessicant
- · As a minimum, each waffle pack is labeled with:
  - · Monolithic Memories part number
  - · Date indicating lot acceptance

#### **Standard Shipment Data**

- 1 copy device bonding diagram
- 1 copy of device metallization layer
- 1 copy wafer fab trace (military die shipments only)

# **Processing Environment**

Die is processed and handled under the specifically controlled environments delineated by Fed.-Std-209.

## **Other Capabilities**

When required, the following options are available. Contact the factory.

- Package sample testing
- Wafer lot qualification
- Custom flows

#### **Ordering Information**

- Monolithic Memories part number plus "X" in lieu of the package letter designation
- Please submit all applicable source control drawings, or documents for review
- Specify all non-standard requirements, i.e. die thickness, visual requirements



# **Die Flow Traveler**

SEQ	TEST	Td carpaca.	EST CONDITION	NS TE -E TUO	rifod ni melaw	IN	OUT	OPER.	DAT	
nea	Wafer Lot Dispatch (MPS8004) (MPS9522)	ong tera OPC i olans inditu sulfs and Octal Interface. Sur goal in the Miliary Pro	Suntra Swarn Swarn	1	Rucius Redificon Redificon Qualifi	d PA d PA e, in et e				
ones dices	Wafer Sort (MPS8100) (MPS9522)	Guard Band Probe for	☐ Wafer Sort Guard Band Probe for Mil Temp Operation (-55° C to + 125° C) Only One Reprobe Allowed							
	Wafer Lot Dispatch (MPS8004) (MPS9522)	Isterence to Generic Part N	(AS)	EMQACA\0188	ALTERIAL (MC Notude the:			ovspani Ovspani Ovspani Ovspani	18851 18851 1817 FI	
	Saw Through (MPS40367) (MPS40346)	Record Die trace # on I Saw wafer completely t		C X 4 PROM		1	SPUR. TAPA LIQUS TAPA	AG AG		
	Clean (MPS40432)	Record Die trace # on I		K X & PROM		LA GA		AG AG		
	Plate (MPS40364)	Uninked Die Only!	Uninked Die Only!							
	Die Sort Visual Inspection (MPSSPD40900)		Mil-Std-883 Method 2010 Cond. B							
	Final Plate (MPS9522)		Plate Die in proper size waffle plate (ie) Die should not be able to rotate in cavity or protrude above plate.					803		
	2nd Optical Q.C. Gate (MPS41265)	Mil-Std-883 Method 20 200 X Magnification AC Record date of accepta	QL = 0.4%	ck	533441 533441	084	388	801		
	Q.C. Visual Decision Point (MPS9522)	Lot must meet 0.4% A0 Reject lots return to pro					888	207		
	Pack And Vacuum Seal (MPS9522)	Place only one waffle p package each waffle pa with dessicant and moi Package label must be	ick of die in a pla sture indicator.			840	535	905		
	Dispatch (MPS26895)				1808288	083	538	115		
	Data Pack / To Bonded Stock	1 copy of device bonding 1 copy of device top lay 1 copy of fab trace	ver (blue line)	54LB244	54LS241	3240	54)_	age		
	(MPS26000) (MPS9511)		541.8377	541,8374	54LS373	8273	SAL	325		
	QA III (MPS21065)	MIN A MIN PROVI			auni		0.0	838		
	Ship (MPS9520)	1604 1604	sear	agar	8981	-		100		



# **JAN Program**

Monolithic Memories is certified by the Defense Electronics Supply Center to fabricate wafers in both our 3- and 4-inch fab lines and to assemble and test MIL-M-38510 Class B PROMs and PAL circuits in our Sunnyvale facilities. Monolithic Memories has, in addition, been awarded full laboratory suitability to conduct all qualification and quality conformance testing in accordance with MIL-STD-883, Method 5005.

Monolithic Memories has listed in the Qualified Parts List Part I, a 5301-ID (M38510/20302BEC) and in Part II, a PAL10H8J (M38510/50301BRA), PAL14H4J (M38510/50303BRA), PAL10L8J (M38510/50306BRA) and PAL16R4J (M38510/50404BRA).

Near Future QPL I plans include the:
PAL10H&J PAL16R6A

PAL14H4J PAL10L8J

PAL16R4AJ PAL16L8AJ

PAL 16R8AJ

PAL16R6AJ
53S441J (1K X 4 PROM)
53S1681J (2K X 8 PROM)
53S841J (2K X 4 PROM)

Selected devices will be further qualified in leadless chip carriers and cerpacs.

Long term QPL I plans include FIFO's, Low-Power PAL circuits and Octal Interface.

Our goal in the Military Products Division is to support the JAN38510 Program with a continual flow of new high-performance, Advanced Technology Products.

Monolithic Memories Products for which slash sheet specifications currently exist are listed in the "M38510 Slash Sheet Cross Reference to Generic Part Number."

# M38510 Slash Sheet Cross Reference to Generic Part Number

53S3281J (4K X 8 PROM)so our dend eliC no trepent eliC brooks?

M38510	01	02	03	04	05	06	07	08	09
203	5300-1	5301-1		le plate (ia) I			я		Final I
204	53S240	53S241	.omiq		1	n elator (u. 9) eM 888-bt2-1		lanite	O bos
206	53\$440	53S441	3	901	= JOA notts	0 X Magnific cord date of	20	ate	Q.C. C
207	53S080	53S081	Reject visual miscon	Accept D		t must meet		isual on Point	(a.c.)
208	5340-2	5341-2		5348-2	5349-2			The second secon	(MPS
209	53\$840	53\$841	5380-2	5381-2		ice only one ckage each to th densicent.		m Seal	Pack Vacuu
210	53S1680	53S1681		.9	(Will be	adding 53S16	541)		
211	53S3280	53S3281							SquiO (MPS)
324	54LS240	54LS241	54LS244			copy of device		Bok / nded	Data I
325	54LS273	54LS373	54LS374	54LS377	638	copy of lab U		(0008)	Stock (WPS
328			54LS245					(110)	mac
503	10H8	12H6	14H4	16H2	16C1	10L8	12L6	14L4	16L2
504	16L8	16R8	16R6	16R4	16X4	16A4		(near)	Salib (W68



# **DESC Drawing Program**

Monolithic Memories is an active participant in the DESC Drawing Program. For contracts invoking MIL-STD-454 we offer our full PAL product line to DESC Drawings 81035 and 81036. The idea behind the DESC Drawing Program is to standardize MIL-STD-883B microcircuits where fully qualified JAN product is not available. The advantage to the user is that DESC Drawings are a cost effective alternative to source control drawings and are offered as off-the-shelf stocking items by IC manufacturers participating in the program.

Since semiconductor demand is on the rise, and lead times will be a major concern, DESC Drawings should always be considered to improve availability over source control drawings.

Monolithic Memories dual marks PAL devices with both the
Generic part number and the DESC Drawing number. PAL
products can be procured to either part number as a standard
product, through both OEM and Distributor Channels.

The following cross reference will allow you to determine the appropriate DESC Drawing part numbers for each PAL product.

Future DESC print activity will include Octal Interface and PROMs. Monolithic Memories will work with DESC to generate drawings for new PAL products as well as our family of FIFO devices.

#### 

DESC DRAWING PART NO. 81035	Oustomer Quality Requirement     Idential (10 duot Qualification)	sult of a successful audit of	ss C. This conflication was a re
DRAWING NO.	DEVICE TYPE	CASE OUTLINE	LEAD FINISH
PALS:	Standard procedures for new p	bello tingo ruod to satelmarta	OFNEDIC DADY AND MADE
DESC DRAWING	GENERIC PART NUMBER	DESC DRAWING	GENERIC PART NUMBER
8103501 RX	PAL10H8 MJ 883B	8103601 RX	PAL16L8 MJ 883B
8103501 XX	PAL10H8 ML 883B	8103601 XX	PAL16L8 ML 883B
8103501 YX	PAL10H8 MF 883B	8103601 YX	PAL16L8 MF 883B
8103502 RX	PAL12H6 MJ 883B	8103602 RX	PAL16R8 MJ 883B
8103502 XX	PAL12H6 ML 883B	8103602 XX	PAL16R8 ML 883B
8103502 YX	PAL12H6 MF 883B	8103602 YX	PAL16R8 MF 883B
8103503 RX	PAL14H4 MJ 883B	8103603 RX	PAL16R6 MJ 883B
0103303 AA	TALIFITATIVE GOOD	8103603 XX	PAL16R6 ML 883B
0100000 TA	FALIHIH WIT OODD	8103603 YX	PAL16R6 MF 883B
0100004117	1 ALTO 12 1010 000D	8103604 RX	PAL16R4 MJ 883B
8103504 XX	FALTOTIZ IVIL 003D	8103604 XX	PAL16R4 ML 883B
8103504 YX	PAL16H2 MF 883B	8103604 YX	PAL16R4 MF 883B
0100000111	PAL16C1 MJ 883B	8103605 RX	PAL16X4 MJ 883B
8103505 XX	PAL16C1 ML 883B	8103605 XX	PAL16X4 ML 883B
0100000 TX	PAL16C1 MF 883B	8103605 YX	PAL16X4 MF 883B
	PAL10L8 MJ 883B	8103606 RX	PAL16A4 MJ 883B
8103506 XX		8103606 XX	PAL16A4 ML 883B
8103506 YX	PAL10L8 MF 883B	8103606 YX	PAL16A4 MF 883B
	PAL12L6 MJ 883B	8103607 RX	PAL16L8 AMJ883B
8103507 XX	PAL12L6 ML 883B	8103607 XX	PAL16L8 AML883B
8103507 YX	PAL12L6 MF 883B		PAL16L8 AMF883B
8103508 RX	PAL14L4 MJ 883B	8103608 RX	PAL16R8 AMJ883B
8103508 XX	PAL14L4 ML 883B	8103608 XX	PAL16R8 AML883B
8103508 YX	PAL14L4 MF 883B	8103608 YX	PAL16R8 AMF883B
8103509 RX	PAL16L2 MJ 883B	8103609 RX	PAL16R6 AMJ883B
8103509 XX	PAL16L2 ML 883B	8103609 XX	PAL16R6 AML883B
8103509 YX	PAL16L2 MF 883B	8103609 YX	PAL16R6 AMF883B
	Purpose: To monitor the n	8103610 RX	PAL16R4 AMJ883B
	parametric performance for	8103610 XX	PAL16R4 AML883B
Conscir Familian	e Monolitive Viernories Grous	8103610 YX	PAL16R4 AMF883B
PROM: 82008A1 JX	53S3281 MJ 883B	OCTALS: 7801201 RX	54LS240 MJ 883B
82008A1 ZX	53S3281 ML 883B	7704701 RX	54LS244 MJ 883B
		8002101 RX	54LS245 MJ 883B
		7801001 RX	54LS273 MJ 883B
	S. Octob Introduce	7801101 RX	54LS374 MJ 883B



# **Quality Programs**

The Military Product Division quality system conforms to the following Mil-Standards:

Mil-M-38510, Appendix A, "Product Assurance Program"
Mil-Q-9858A, "Quality Program Requirements"
Mil-I-45208. "Inspection System Requirements"

Monolithic Memories facilities in Sunnyvale were recertified in December, 1982 by the Defense Electronics Supply Center (DESC), to manufacture and qualify Schottky Bipolar PROMS and PAL circuits in accordance with Mil-M-38510 Class B and Class C. This certification was a result of a successful audit of our production and quality systems to the stringent requirements of Mil-M-38510. Monolithic Memories has also demonstrated compliance to the strict requirements of both controlled and captive lines connected with special Military programs.

## **Process and Quality Control**

Monolithic Memories low power schottky TTL process, used in the manufacture of all PROM and PAL circuits, uses techniques such as redundant and composite masking to reduce random defects in the active chip area. This approach results in improved quality, increased reliability and lower overall cost due to higher yields. The quality philosophy at Monolithic Memories emphasizes process controls, as reflected in the use of effective in-process monitors and audits, in addition to gate inspections.

# **Quality Assurance**

The Military Products Division measures/screens all products to the following AQL levels:

SCROUMA TEST AS	MILITARY
Hermeticity (including fine and gross)	0.4
Electrical SIMA BEST LAS	XA SCOTORS
DC at 25°C	B101608 XX
Functional at 25° C	XY 8084018
AC at 25°C	8101609 RX
DC at Temperature Extremes	BTOPEOS XX
Functional at Temperature Extremes	XX 609 loug
AC at Temperature Extremes	STOPSTO RX

The QA organization at Monolithic Memories ensures outgoing product quality and integrity by performing inspection Lot Group A's and B's per Mil-Std-883 Method 5005, conducting self audits in all areas involved in screening tests per Method 5004 of Mil-Std-883, gating all shipments to our customers, and maintaining a calibration control system in accordance with Mil-Std-45662.

# Product Qualification/Quality Conformance Inspection

The Military Products Division has a quality conformance testing program in accordance with Mil-Std-883, Method 5005. Quality Conformance Testing provides necessary feedback and monitors several areas:

- Reliability of Product/Processes
- Vendor Qualification for Raw Materials
- Customer Quality Requirements
- Maintain Product Qualification
- Engineering Monitor on Products/Processes

Standard procedures for new product release specify that Monolithic Memories' Reliability Department, as a minimum, conduct full qualification testing per Method 5005 of Mil-Std-883. Once qualified, each package type (from each assembly line) and device (by technology group as delineated in Mil-M-38510) are incorporated into Monolithic Memories Quality Conformance Inspection program which utilizes the requirements of Mil-M-38510.

When Military Programs do not require that qualification data be run on the specific lot shipped, Monolithic Memories Quality Conformance program allows customers to obtain generic data on all product families manufactured by the Military Products Division, Generic Qualification Data enables customers to eliminate costly qualification and destruct unit charges, and also improves delivery time by a factor of eight to ten weeks. The following generic data is available:

#### Group B — Package related tests

- Qualification is performed every 6 weeks of manufacture on each shippable package type.
- Any device type in the same package type may be used regardless of the specific part number.
- Purpose: To monitor assembly integrity

#### Group C — Product/Process related tests

- Qualification is performed every 13 weeks of manufacture, on representative devices from the same microcircuit group.
- Life test data may be used to qualify similar technologies, as long as it uses the same manufacturing process.
- Purpose: To monitor the reliability of the process and parametric performance for each product technology.
- Monolithic Memories Group C Generic Families:
  - 1. PROMS Schottky Nichrome
  - 2. PROMS Titanium Tungsten
  - 3. PAL Circuits
  - 4. Logic, Multiplier, Fifo
  - 5. Octal Interface

- Qualification is conducted every 26 weeks using devices which represent the same package construction and lead
- Any device type in the same package type may be used regardless of the specific part number.
- Purpose: To monitor the reliability and integrity of various package materials and assembly processes.

#### **Manufacturing and Screening Locations**

JAN Products, Monolithic Memories Modified Level "S", and customer orders which call for U.S.A. assembly, are manufactured in our DESC certified assembly line in Sunnyvale, California.

Mil-Std-883 Class B products, and orders to source control drawings, where stateside build is not required, are assembled at our Penang, Malaysia facility. This facility is qualified by Monolithic Memories Quality Department, as well as by many of our customers, to manufacture Mil-Std-883 Class B product. Conformance to Mil-Std-883 requirements is routinely monitored through audits at the Penang facility, as well as incoming inspections in Sunnyvale prior to completion of Burn-In and Final Test, Manufacturing capabilities for each Monolithic Memories facility are highlighted on the chart below.

#### **Manufacturing Capabilities**

	Sunnyvale	Penang
Assembly	X	X
Precap Inspection	X	X
Environmental Testing	X	X
Electrical PreTest	X	X
Burn-In	X	
Post Burn-In electricals	X	
(Group A Requirements)		
Mark	X	X
Factory Programming (when applicable)	X	
Qualification and Quality Conformance Testing	×	

A country of origin designator is marked on all military devices prior to shipment. This designator identifies the assembly location of the device, and appears as a single letter code before the date code marking. Designators used are:

S = Sunnyvale, California assembly

P = Penang, Malaysia assembly

Marking Example:



#### AV IESLING

Although Monolithic Memories offers a large selection of programmable products, it must be pointed out that AC Testing cannot be performed on many of our product types without their being programmed. For those devices which must be programmed prior to AC Tests and are ordered unprogrammed. Monolithic Memories must "guarantee" their AC Performance.

Newer devices in the PROM and PAL families do allow preprogram AC testability.

Since the quaranteeing of parameters can be a serious concern for the Military user, we have outlined several approaches to address the AC screening issue.

- 1. Monolithic Memories can pull a Sample from a lot using
- our own Standard patterns (designed to blow in excess of 50 percent of the fuses) and perform AC testing at 25°C, and temperature extremes.
  - a) PAL products processed to DESC prints include programmability samples and AC testing at room temperature as a standard.
  - b) AC at high- and low-temperature extremes is a cost adder to standard processing.
- 2. Monolithic Memories can program parts using custom programs submitted by the customer. AC can then be done with the following options:
  - a) Sample AC at 25° C
  - b) Sample AC at 25°C, -55°C, 125°C
  - c) 100% AC at 25° C
  - d) 100% AC at 25° C, -55° C and 125° C (not available on PAL products)

Options b through d are cost adders to basic processing.

On PAL products where custom programming is performed and AC testing is required, additional vector generation and fault coverage analysis is required, as well as AC program checkout. Non-recurring engineering charges are applicable to this type of requirement.

To give you an idea of delivery differences for the options discussed above, general lead times are as follows:

Unprogrammed:

Cerdip, 4 - 6 weeks Flat pack, 8 — 12 weeks Leadless, 6 - 12 weeks

(consult monthly leadtime guide for individual part types)

- Unprogrammed product using our standard pattern to verify AC at room temperature on sample basis (option 1). Add 2 weeks to standard delivery.
- · Programmed product using customer programs with sample AC (option 2a and b). Add 6 weeks to standard delivery. Delivery quoted will be after receipt of customer design package.
- 100% AC testing at 25° C Standard Monolithic Memories pattern or customer pattern, (option c). Contact factory.

Remember, for ProPALs, customer must provide design package including Boolean Equations, "Seed" function test sequence, package stipulation and AC test vectors, when required. Delivery quotes for this type of product begin after receipt of this data from the customer.

ine military Products Division will take all necessary precautions to ensure that ESD is not a cause of a zapped or degraded unit being shipped to a customer. Procedures for handling of units to protect against ESD have been implemented for all Monolithic Memories devices in critical areas.

AN ESD Program has been implemented by the Monolithic Memories Quality Assurance Department to continually review improved methods for more effective precautions in handling ESD sensitive semiconductor devices.

Monolithic Memories is a supplier of Military components to most major Department of Defense Programs. A partial listing of program participation is provided.

AMRAAM	F - 15	LAMPS	SUBACS
ASPJ	F - 16	LATIRN	TRIDENT
AWACS	F - 18	PATRIOT	UYK - 43
B-1	HARM	PERSHING	UYK - 44
B - 52	HARPOON	PHALANX	VLS
CRUISE	HAWK	SIDEWINDER	
DIVADS	HELLFIRE	SPARROW	


Mil-Std-883 Class B products, and orders to source control frawings, where stateside build is not required, are assembled brawings, where stateside build is not required, as qualified by to our Penang, Malaysia facility. This facility is qualified by many four customers, to manufacture Mil-Std-883 Class B product, conformance to Mil-Std-883 requirements is routinely monitored through audits at the Penang facility, as well as incoming and through audits at the Penang facility, as well as incoming facility and the state of Burn-in and conformations facility are highlighted on the charming facility are highlighted on the charming facility are highlighted on the charming facility.

Manufucturing Capabilities

A country of origin designator is marked on all military devices prior to shipment. This designator identifies the assembly location of the device, and appears as a single letter code before the date code marking. Designators used are:

S = Sunnyvale, California assembly

arking Example:



# **Military PROM Performance Analysis**

(Max. Military Limits - Three State Only)

Size	MM.		AMI	D	RAYTH	HEON	HAR	RIS	NATIC	NAL	SIGNI	ETICS	T.	l.
0126	Part No.	T <sub>AA</sub> /I <sub>CC</sub>	Part No.	T <sub>AA</sub> /I <sub>CC</sub>	Part No.	T <sub>AA</sub> /I <sub>CC</sub>	Part No.	T <sub>AA</sub> /I <sub>CC</sub>	Part No.	T <sub>AA</sub> /I <sub>CC</sub>	Part No.	T <sub>AA</sub> /I <sub>CC</sub>	Part No.	TAA/ICC
¼K 32 x 8	5331-1 53S081 53S081A	60/125 35/125 25/125	27S19 27S19A	50/115 35/115 —	=	9-	7603-2 - -	60/130	54S288 —	45/110	82S123 - -	65/85 — —	18S030 - -	50/110
1K 256 x 4	5301-1 53S141	75/130 55/130	27S21	- 60/130	_ A S 0	518- 	7611-2 7611A-2	75/130 65/130	54S287 —	60/130	82S129 —	70/125	24S10 —	75/100
2K 256 x 8	5309-1	80/155		-	- 1	1		*-	54LS471	70/100	-		28L22	75/100
2K 518 x 4	5306-1 53S241	75/130 55/130	27S13 27S13A	60/130 40/130	29611A —	60/130	7621-2 7621A-2	85/130 70/130	54S571 54S571A	65/130 60/130	82S131 —	70/140	=	=
4K	5341-1 5341-2	80/155 70/155	27S31	_ 70/175	- 1 ×	5032— 3000—	7641-2 7641A-2	85/170 70/170	54S474 —	75/170	82S141	90/185	28S46 —	70/135
512 x 8	5349-1 5349-2	80/155 70/155	27S29	_ 70/160	29621 29621A	80/155 60/155	7649-2 —	80/170	54S472 54S472A	75/170 60/155	82S147 82S147A	75/165 60/165	28S42 —	70/135
4K	5353-1 5353-2	75/175 65/140	27S33	_ 70/145	- E 238	Z	7643-2 7643A-2	85/140 70/140	54S573	75/140	82S137	80/150	24S41 —	75/140
1K x 4	53S441 53S441A	55/140 50/140	_ 27S33A	_ 45/145	o htd			_	54S573A	60/140	82S137A	70/150	- 青宝湖	IG=
8K 1K x 8	5381-1 5381-2	125/175 70/175	27S181	_ 80/185	29631 29631A	90/170 60/170	7681-2 —	90/170	- 77S181	_ 75/170	82S181 82S181A	90/185 80/185	28S86 28S86A	65/170 50/170
8K Reg 1K x 8	53RS881 53RS881A	*25/180 *20/180	27S37 27S37A	30/185 25/185	= ,,	30 2 (2)	_	==	=	=	=		200	nul 72-8
8K	5389-1 5389-2	100/170 70/170	1 =		29651 29651A	90/170 70/170	7685-2	90/170	_ 77S185	75/140	82S185 —	115/130	24S81	85/175
2K x 4	53S841 53S841A	55/150 50/150	27S185 27S185A	55/150 45/150	\$ 25 C	1 =	_	=	_	=	82S185A -	80/160	Ð.	_
16K 2K x 8	53S1681 53S1681A	60/185 45/185	27S191 27S191A	65/185 50/185	29681A —	70/180	76161-2 —	80/180	77S191 —	80/175	82S191A	70/185	<u>D</u> )	=
16K Reg.	53RA1681 53RA1681A	*25/185 *20/185	27S45/47 27S45/47A	30/185 25/185	上	-	-54	= =	S O	- Mello		1 C-1 1	8 H	=
2K x 8	53RS1681 53RS1681A	*25/185 *20/185	27S45/47 27S45/47A	30/185 25/185	Ī	7- Si		=	EX B	100	1	Sement of the se	12	_
16K 4K x 4	53S1641 53S1641A	65/175 50/175	27S41 27S41A	65/170 50/170	101	* =	76165-2	80/170	Study Study	里	¥	5 07 H E	0 2	_
16K Diag. 4K x 4	53D1641 53DA1643	*25/190 *25/190	27S85 27S85	30/190 30/190	_	_	_	Q	8 8	1 B	8-	1 3 10	3.2	-
32K 4K x 8	53S3281 53S321A	60/190 50/190	27S43 27S43A	65/185 55/185	29671A	80/195	76321-2	75/190	77S321	65/190	82S321 —	80/185	\$ E	_

<sup>\*</sup>Clock to output time.



# Package Information Leadless Chip Carrier

Monolithic Memories will be offering our PROM, PLE, PAL/-HAL circuits, HMSI, FIFO, Octal Interface, 54S7XX Memory Support and Arithmetic Element/Logic families in 20 and 28 square, ceramic/metal LCC (Leadless Chip Carriers) packages.

- 20 square LCC 1/4K, 1K, 2K and 4K
- 28 square LCC
   4K, 8K, 16K and 32K

PLE™ (Programmable Logic Elements)

- 20 square LCC
   Derived from 1/4K and 4K PROM
- 28 square LCC
   Derived from 8K and 16K PROM

PAL/HAL Arrays (20 terminal series)

PAL/HAL Arrays (24 terminal series)

• 28 square LCC

HMSIT

• 28 square LCC

FIFO Memories

• 20 square LCC

Octal Interface

• 20 square LCC

54S7XX Memory Support


• 20 square LCC

Arithmetic Element/Logic

• 20 square LCC

Multipliers

• 44L



				\$3/6330-1 53/6331-1		
		25/35	TS	53/635080		32X8 .
		7/		I	ntroduc	ction
		1	M	ilitary Produ	cts Divi	sion 2
		60/78	OC TS	63/6305-1 53/6306-1	PF	ROM 3
		02.9	00	60.6322408		1014
				e soceaves	20	ROM 4
Contact lectory for military versions	155	7/		Character	Genera	tors 5
		80+75			P	LETM 6
			21	PAL®/HA	L® Circ	cuits 7
			or	FALAGERAPA	LIB	ACITM C
			51	1 304 CALC	LIIV	ISI™ 8
					F	FIFO 9
			21	1-83/8349-1		
				Memory Sup	port Se	eries 10
			21	E3: 6389-1		
			Arithme	etic Element	s and L	ogic 11
			15	Le Rechard		
			100	Multiplie	ers/Divi	ders 2
					Inter	face [E
			ST.	I Because of		
	176		31	General	Informa	ition 14
Registered PROMs with				Packag	e Draw	ings 15
			Repr	esentatives/	Distribu	itors 16
		18/20				

# **PROM Selection Guide**

SIZE	PINS	DEVICE NUMBER	OUTPUT	T <sub>AA</sub> (ns) COM'L/MIL	I <sub>CC</sub> (mA) COM'L/MIL	COMMENTS
1/4K	10	53/6330-1 53/6331-1	OC TS	55/60	125	
32×8	16	53/63S080 53/63S081 53/63S081A	OC TS TS	25/35 17/25	125	Designed for PLE market
B - 10-11				17720	of the state of the state of the	Transferre
1K	10	53/6300-1 53/6301-1	OC TS	55/75	130	
256×4	16	53/63S140 53/63S141	OC TS	45/55	130	
2K	16	53/6305-1 53/6306-1	OC TS	60/75	130	
512×4	10	53/63S240 53/63S241	OC TS	45/55	130	
2K	20	53/6308-1 53/6309-1	OC TS	70/80	155	
256 ×8	24	6336-2	TS	70/80	155	Contact factory for military versions
		53/6352-1 53/6353-1	OC TS	60/75	175	
4K	18	53/6353-2	TS	50/65	140	For PLE market
1K×4	MIN THE	53/63S441 53/63S441A	TS	45/55 35/50	140	
		53/63RA441	TS	*30/35	190	w/output Registers
	24	53/6340-1 53/6341-1	OC TS	70/80	155	
4K		53/6341-2	TS	55/70	155/175	
512×8	20	53/6348-1 53/6349-1	OC TS	70/80	155	
<b>S</b>		53/6349-2	TS	55/70	155/175	
8K	308 2352	53/6388-1 53/6389-1	OC TS	70/100	170	
2K×4	18	53/6389-2	TS	55/70	155/170	
		53/63S841 53/63S841A	TS	50/55 35/50	150	For PLE market
	A CONTRACTOR	53/6380-1 53/6381-1	OC TS	90/125	175	All devices are available in
8K 1K×8	24	53/6380-2 53/6381-2	OC TS	70/90 55/70	170/175	Skinnydip (JS)
		53/63RS881 53/63RS881A	TS	*20/25 *15/20	180	w/output registers
16K 4K×4	20	53/63S1641 53/63S1641A	TS	50/65 35/50	175	For PLE market
16K 4K×4	24	53/63D1641 53/63DA1643	TS	20/25	190	Registered PROMs with Diagnostic on Chip (DDC
16K 2K×8	24	53/63S1681 53/63S1681A	TS	50/65 35/50	185	
16K 2K × 8	24	24 53/63RA1681 TS		*20/25 *15/20	105	PROMs with output
	24	53/63RS1681 53/63RS1681A	TS	*20/25 *15/20	185	Registers
32K 4K×8	24	53/63S3281 53/63S3281A	TS	50/60 40/50	190	

		<b>PROMs</b>				3-1		
						3-2		
			OM Cross-Refere	nce Guide		3-3		
				ance Analysis		3-5		
				O		3-6		
		53/63S080				3-6		
		53/63S081	32 x 8 bit			3-6		
		53/63\$140				3-6		
		53/63S141	256 x 4 bit			3-6		
		53/63S240				3-6		
		53/63\$241	512 x 4 bit			3-6		
		53/63S441	1024 x 4 bit			3-6		
		53/63S441				3-6		
		53/63\$841	2048 x 4 bit			3-6		
		53/63\$841		I DE LOS PER LES TRANSPORTES DE LA COMPANION DELA COMPANION DE LA COMPANION DE LA COMPANION DE LA COMPANION DE		3-6		
		53/63\$164				3-6		
		53/63S164				3-6		
		53/63S168				3-6		
		53/63S168				3-6		
		53/63S328				3-6		
		53/63S328				3-6		
		53/63S081		Standard Ti-W .		3-15		
		53/63RA44		Registered		3-19		
		53/63RS88		Registered		3-22		
		53/63RS88		Registered		3-22		
		53/63RA16		Registered		3-27		
		53/63RA16		Registered		3-27		
		53/63RS16		Registerd		3-32		
		53/63RS16		Registered				
		53/63D164		Diagnostic Regist		3-37		
				structions		3-44		
- 60		II-W FROI	vi Faililly Flogram	ming Instructions		3-47		
			4 4					
		NICR PR	ROM FAMILY			3-49		
		53/6300-1	256 x 4 bit	PROM, standard		3-49		
		53/6301-1	256 x 4 bit	PROM, standard		3-49		
		53/6305-1	512 x 4 bit	PROM, standard		3-49		
		53/6306-1	512 x 4 bit	PROM, standard		3-49		
		53/6352-1	1024 x 4 bit	PROM, standard	. 19	3-49		(3)
		53/6353-1	1024 x 4 bit	PROM, standard	.0	3-49		DIMA
		53/6353-2	1024 x 4 bit	PROM, standard	1/2	3-49		
		53/6388-1	2048 x 4 bit	PROM, standard		3-49		
		53/6389-1	2048 x 4 bit	PROM, standard		3-49		
		53/6389-2	2048 x 4 bit	PROM, standard	83.7	3-49		
	73 0	53/6330-1	32 x 8 bit	PROM, standard	88.8	3-49		
		53/6331-1	32 x 8 bit	PROM, standard	2000	3-49		
		53/6308-1	256 x 8 bit	PROM, standard		3-49		
		53/6309-1	256 x 8 bit	PROM, standard		3-49		
		53/6336-2	256 x 8 bit	PROM, standard	.0.100	3-49		
		53/6340-1	512 x 8 bit	PROM, standard	0 140	3-49		
		53/6341-1	512 x 8 bit	PROM, standard		3-49		
		53/6341-2	512 x 8 bit	PROM, standard		3-49		
		53/6348-1	512 x 8 bit	PROM, standard	88	3-49		
		53/6349-1	512 x 8 bit	PROM, standard		3-49		
		53/6349-2	512 x 8 bit	PROM, standard		3-49		
	1	53/6380-1	1024 x 8 bit	PROM, standard		3-49		
	N s	53/6380-2	1024 x 8 bit	PROM, standard		3-49		
		53/6381-1	1024 x 8 bit	PROM, standard	10 18 0	3-49		
		53/6381-2	1024 x 8 bit	PROM, standard		3-49		
		33/0301-2	1024 X 8 DIL	Pholyi, Standard		0-40		

# **Bipolar PROM Cross-Reference Guide**

Memory	Descript	ion	EEI		Fair-							0:	TI
Organization	Pins	Output	MAI	AMD	child	Fujitsu	Harris	Intel	Motorola	National	Raytheon	Signetics	11
1/4 K	16	ос	6330-1 63\$080	27S18	-	-	7602			74S188	===	82S23	18SA030
32 x 8	16	TS	6331-1 63S081/A	27S19	-	-	7603		-	74S288		82S123	18S030
1K	16	ОС	6300-1 63S140	27S20	_	-	7610			74S387		82S126	24SA10
256 x 4	2 2 9	TS	6301-1 63S141	27S21	000	F - F1	7611	1 2 2 2	7772	74S287		82S129	24S10
2K 256 x 8	20	OC TS	6308-1 6309-1	= =	===		- I	1	: : = : :	74LS471	ra dEl tra	4 1-1 1	18SA22 18S22
2K	40	ОС	6305-1 63S240	27S12		-	7620	- 1	7620	74S570		82S130	
512 x 4	16	TS	6306-1 63\$241	27S13	D1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	- 000	7621	1-1	7621	74S571	29611	82S131	
4K	20	OC TS	6348-1 6349-1, -2	27S28 27S29		7123 7124	7648 7649	838	8 3-4 4	74S473 74S472	29621	82S147	28SA42 28S42
512 x 8	24	OC TS	6340-1 6341-1, -2	27S30 27S31	8 6 6	-2.1	7640 7641	0 -0 0	7640 7641	74S475 74S474	3 2 3 3	82S141	28SA46 28S46
3 8 8 8 3	5 7 5	OC	6352-1	27S32	223	-53	7642	6 5 5	7642	74S572	00000	0000	24SA4
4K 1024 x 4	18	TS	6353-1, -2 63S441 63S441A	27\$33	12 5 5	MAN A	7643	1 N N N	7643	74\$573	To	82S137	24S41
SERE	No No No	OC	6388-1	27S184	93514	7127	7684	\$ \$P-18 18	7684	87S184	The second	82S184	24SA8
8K 2048 x 4	18	TS	6389-1, -2 63S841 63S841A	27S185	93515	7128	7685		7685	87S185	29651	82S185	24S81
8K 1024 x 8	24	OC TS	6380-1, -2 6381-1, -2	27S180 27S181	93450 93451	7131 7132	7680 7681	3628	7680 7681	87S180 87S181	29631	82S180 82S181	28SA8 28S86
8K Reg 1024 x 8	24	TS	63RS881 63RS881A	27S37	8 8 8	2 - 3	1040	8 <b>–</b> 8	\$ 84 8 6 5-8 6	87SR181	8 8 8 8 1 1 2 2 2 2 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
16K 2048 x 8	24	TS	63S1681 63S1681A	27S191	93Z511	7138	76161	3636	76161	87S191	29681	82S191	28S166
16K Reg 2048 x 8	24	TS	63RA1681/A 63RS1681/A	27S47		_	=	_	==	=	T-Ema	=	=
16K 4096 x 4	20	TS	63S1641 63S1641A	27S41	93513	7134	76165	_			15-1 <del>-1</del> -1-11	_	-
16K Diag. 4096 x 4	24	TS 2S	63D1641 63DA1643	27S85 27S85	_	_	_	=	_	= =			=
32K 4096 x 8	24	TS	63S3281 63S3281A	27S43		7142	76321	3632		87S321	29671	82S321	

NOTE: Only Commercial Specification part numbers are listed.

# **Commercial PROM Performance Analysis**

(Max. Commercial Limits - Three State Only)

Size	HH.	2 8 8	AMI	D	FUJ	ITSU	HAR	RIS	NATIC	NAL	SIGNE	ETICS	T.1	
Size	Part No.	T <sub>AA</sub> /I <sub>CC</sub>	Part No.	TAA/ICC	Part No.	T <sub>AA</sub> /I <sub>CC</sub>	Part No.	TAA/ICC	Part No.	TAA/ICC	Part No.	T <sub>AA</sub> /I <sub>CC</sub>	Part No.	1
¼K 32 x 8	6331-1 63S081 63S081A	55/125 25/125 17/125	27S19 27S19A	40/115 25/115 —	+	-	7603-5 - -	50/130 - -	74S288 —	35/110 —	82S123 - -	50/77 — —	18S030 — —	4
1Ķ 256 x 4	6301-1 63S141	55/130 45/130	27S21	_ 45/130	主	_	7611-5 7611A-5	60/130 40/130	74S287 —	50/130	82S129 -	50/120	24S10 —	
2K 256 x 8	6309-1	70/155		-	-	7 -		-	74LS471	60/100	40	9 5 8 9	28L22	1
2K 512 x 4	6306-1 63S241	60/130 45/130	27S13 27S13A	50/130 30/130	- 3	_	7621-5 7621A-5	70/130 40/130	74S571 74S571A	55/130 45/130	82S131 —	50/140	113	
4K	6341-1 6341-2	70/155 55/155	27S31	_ 55/175	= 1	Ξ	7641-5 7641A-5	70/170 50/170	74S474 74S474A	65/170 45/170	82S141 —	60/175	28S46 —	6
512 x 8	6349-1 6349-2	70/155 55/155	27S29	_ 55/160	7124E	45/170	7649-5 7649A-5	60/170 45/170	74S472 74S472A	60/170 45/155	82S147 82S147A	60/155 45/155	28S42 —	6
4K	6353-1 6353-2	60/175 50/140	27S33	_ 55/140	- 500	3/1 <u>=</u>	7643-5 7643A-5	60/140 50/140	74S573 —	60/140	82S137 —	60/140	24S41	(
1K x 4	63S441 63S441A	45/140 35/140	_ 27S33A	_ 35/140		_	_	_	74S573A 74S573B	45/140 35/140	82S137A 82S137B	45/140 35/140	= 1	100
8K 1K x 8	6381-1 6381-2	90/175 55/170	27S181	_ 60/185	7132E	- 55/175	7681-5 7681A-5	70/170 50/170	- 87S181	60/170	82S181 82S181A	70/175 55/175	_ 28S86A	6
8K Reg. 1K x 8	63RS881 63RS881A	*20/180 *15/180	27S37 27S37A	25/175 20/175	3 = 88	2	-	_	87SR181 —	20/175	=	=	= 1	Se 45.00
8K	6389-1 6389-2	70/170 55/155	9 2 2 9	1-1	9 -16	5.5	7685-5	70/170	- 87S185	_ 55/170	82S185 —	100/120	24S81 24S81-55	7
2K x 4	63S841 63S841A	50/150 35/150	27S185 27S185A	50/150 35/150			7685A5	45/170	-	_	82S185A 82S185B	50/155 45/155	= 1	1000
16K 2K x 8	63S1681 63S1681A	50/185 35/185	27S191 27S191A	50/185 35/185	7138H 7138Y	45/180 35/180	76161-5 —	60/180	87S191 —	65/175	82S191A	55/175	28S166-55 —	
16K Reg.	63RA1681 63RA1681A	*20/185 *15/185	27S45/47 27S45/47A	25/185 20/185	2 2			-	-	5 -	11-0	8-	1 - 1	
2K x 8	63RS1681 63RS1681A	*20/185 *15/185	27S45/47 27S45/47A	25/185 20/185	3 E 6	-	-	-		3 -8		S 80 8	1 1	100
16K 4K x 4	63S1641 63S1641A	50/175 35/175	27S41 27S41A	50/170 35/170		_	76165-5 —	60/170	1	2-8	10-10 10 10-10 10-10 10-10 10-10 10-10 10-10 10-10 10-10 10-10 10-10 10-10 10 10-10 10 10-10 10 10-10 10 10-10 10 10-10 10 10 10-10 10 10 10 10 10 10 10 10 10 10 10 10 1	3-3	1831	18.00
16K Diag. 4K x 4	63D1641 63DA1643	*20/190 *20/190	27S85 27S85	25/190 25/190	1 -	=	-	=	270	1 1	1 a-s	¥-8	8.5	P. S. Col.
32K 4K x 8	63S3281 63S3281A	50/190 40/190	27S43 27S43A	55/185 40/185	7142M	55/185	76321-5	65/190	87S321 —	55/185	82S321 —	70/175	1 1 1 1 1 1	1

<sup>\*</sup>Clock to Output Time

# High Performance Ti-W PROM Family 53/63SXXX 53/63SXXXA

#### Features/Benefit

- From 256 Bit to 32768 Bit of memory
- Reliable Titanium-Tungsten fuses (Ti-W)
- Low voltage programming
- . Highest speed Schottky PROM family available
- . Pin compatible with standard Schottky PROMs
- PNP inputs for low input current
- Compatible pin configurations for upward expansion

#### **Applications**

- Microprogram control store
- · microprocessor program store
- Look up table
- Character generator
- Random logic
- Code converter

The family features common electrical parameters and programming algorithm, low input current PNP inputs, full Schottky clamping and three-state and open collector outputs. The titanium-tungsten fuses store a logical low and are programmed to the high state. Special on chip circuitry and extra fuses provide preprogramming testing which assure high programming yields and high reliability.

The 63 series is specified for operation over the commercial temperature and voltage range, the 53 series is specified for the military ranges.

# **New Programming Technique:**

**Description** 

Our new HIGH Performance PROMs use an elevated voltage at  $V_{CC}$  instead of using a separate programming pin (one of the enables) as in the Standard Performance PROMs using nichrome fuses. Changes in the internal circuitry were made to optimize speed and accordingly the unblown fuse represents a LOW at the output. When a fuse is programmed it reflects a high at the output.



**Blown Fuse** 

# Unblown Fuse High Performance PROM Selection Guide


MEMORY				PACKAGE		DEVICE TYPE		
	SIZE ORGANIZATION		PINS	TYPE	0°C to + 75°C	- 55°C to + 125°C		
	1/4K	32 x 8	OC TS	16, (20)	N,J,F,W (L)	63S080 63S081	53S080 53 S081	
	1K	256 x 4	OC TS	16, (20)	N,J,F,W (L)	63S140 63S141	53S140 53S141	
	2K	512 x 4	OC TS	16, (20)	N,J,F,W (L)	63S240 63S241	53S240 53S241	
	4K	1024 x 4	TS	18, (20)	N,J,F, (L)	63S441 63S441A	53S441 53S441A	
100	8K	2048 x 4	TS	18, (20)	N,J,F, (L)	63S841 63S841A	53S841 53S841A	
f flugh	38 30 8	4096 x 4	TS	20	N, J, F	63S1641 63S1641A	53S1641 53S1641A	
	16K	2048 x 8	TS	24, (28)	J,JS,F, (L)	63S1681 63S1681A	53S1681 53S1681A	
000	32K	4096 x 8	TS	24, (28)	*J (L)	63S3281 63S3281A	53S3281 53S3281A	

Flat-pack contact the factory ( ) = Military Product

# 3

Absolute Maximum Ratings

# **Pin Configurations**



# **Absolute Maximum Ratings**

Supply voltage VCC	0.5V to 7V
Input voltage	1.5V to 7V
Off-state output voltage0.	
Storage temperature range65° C tu	o + 150° C

Pin Configurations

# **Operating Conditions**

SYMBOL	PARAMETER PARAMETER	II As 255x4 C.	MILITARY MIN NOM MAX	COMMERCIAL MIN NOM MAX	UNIT
Vcc	Supply voltage	O A	4.5 5 5.5	4.75 5 5.25	V
TA	Operating free-air temperature	T Ag 03	-55 125	0 75	°C

# **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAMETER TEST CONDITIONS			NS A	MIN TYPT	UNIT	
VIL	Low-level input voltage	In Jan	V Am	EI - v	-Alti	0.8	V
VIH	High-level input voltage	BT -A	-A 31	Til etc.	2		V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	$I_{\parallel} = -18mA$	Tay . A	AE	-1.5	V
IIL	Low-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 0.4V	Eda	.A 17	-0.25	mA
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> = MAX	VI = VCC MA	X	PACAL A SI	40	μΑ
		V <sub>CC</sub> = MIN	451	MIL		0.5	
VOL	Low-level output voltage	V <sub>IL</sub> = 0.8V	I <sub>OL</sub> = 16mA	COM except S1681, S3281	0.45		V
02		V <sub>IH</sub> = 2V		COM S1681, S3281	- Luis	0.5	1
Vон	High-level output voltage*	$V_{CC} = MIN$ $V_{II} = 0.8V$	MIL IOH = -2mA		2.4 OF E		V
YOH	r ngm level edipat voltage	V <sub>IH</sub> = 2V	COM I <sub>OH</sub> = -3.2mA				
lozL	Off-state output current *	V - MAY	V <sub>O</sub> = 0.4V			-40	μΑ
lozh	On-state output current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 2.4V	3/6351661 3/6351661A		40	μΑ
1	Open collector output current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 2.4V	printing print	ining	40	
CEX	Open collector output current		V <sub>O</sub> = 5.5V	[18] 30°	ALL	100	μΑ
los	Output short-circuit current **	V <sub>CC</sub> = 5V	V <sub>O</sub> = 0V	183 8 <sup>A</sup>	-20	-90	m/
	A BA		S080, S081	22 qA	90	125	
	E = ^ _ ^ _	V <sub>CC</sub> = MAX All inputs grounded. All	S140, S141	A10 [2]	A 80	130	
			S240, S241	[6] FB	90	130	
Icc	Supply current		S441, S441A	2048 AB E2 [4]	95	140	m/
	Tall gall A		S841, S841A	Es Es	110	150	
		outputs open.	S1641, S1641	4 177.0	130	175	1
			S1681, S1681		135	185	1
			S3281, S3281A	Land .	150	190	1

<sup>\*</sup> Three-state only.

<sup>\*\*</sup> Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

**Over Commercial Operating Conditions** 


DEVICE TYPE		t <sub>AA</sub> (ns) SS ACCESS TIME MAX	ENABLE RECO	t <sub>EA</sub> AND t <sub>ER</sub> (ns)  ENABLE ACCES AND  RECOVERY TIME  MAX		
63\$080, 63\$081		25		20		
63S140, 63S141		45	5.5V	25		
63S240, 63S241	20	45		25		
63S441		45		25		
63S441A	ar m a	35		25		
63S841		50	VCC - 825V	25		
63S841A	- 07	35		25		
63S1641		50		25		
63S1641A		35		25		
63S1681		50		30		
63S1681A	28-	35		25		
63S3281	- 25 -	50 age 007 as	6 0 25 50	30		
63S3281A		40	AMBIENT TEMPERATURE	30		


**Over Military Operating Conditions** 

`DEVICE TYPE	t <sub>AA</sub> (n ADDRESS ACC	CESS TIME	t <sub>EA</sub> AND t <sub>ER</sub> (ns) ENABLE ACCES AND RECOVERY TIME MAX			
53S080, 53S081	35			30	130	
53S140, 53S141	55			30		
53S240, 53S241	55			30		
53S441	55			30		
53S441A	50			30		
53S841	55			30		
53S841A	50			30		
53S1641	08 en- AAT 65			30		
53S1641A	50			30		
53S1681	60			35		
53S1681A	50			30		
53S3281	60			35		
53S3281A	50			35		


TA - AMERICAT TEMPERATURE - "O


3













#### 53/63\$441 53/63\$441A





53/63\$841 53/63\$841A

Typical I<sub>CC</sub> vs Temperature


150
140
130
130
VCC = 5.5V
110
100

0 25


TA - AMBIENT TEMPERATURE - °C


75


-75 -50




53/63\$1641 53/63\$1641A












53/63\$3281 53/63\$3281A






53/6251681


#### **Switching Test Load**




#### **Definition of Timing Diagram**



#### **Definition of Waveforms**





**ENABLE ACCESS TIME AND RECOVERY TIME** 

NOTES: 1. Input pulse amplitude 0V to 3.0V.

- 2. Input rise and fall times 2-5ns from 1.0V to 2.0V.
- 3. Input access measured at the 1.5V level.
- 4. t<sub>AA</sub> is tested with switch S<sub>1</sub> closed, C<sub>I</sub> = 30pF and measured at 1.5V output level.
- 5. For open collector devices. TEA and TER are measured at the 1.5V output level with S<sub>1</sub> closed and C<sub>1</sub> = 30pF.
- 6. For three-state devices, TEA is measured at the 1.5V output level with C<sub>L</sub> = 30pF. S<sub>1</sub> is open for high impedance to "1" test and closed for high impedance to "0" test.

TER is tested with  $C_L$  = 5pF.  $S_1$  is open for "1" to high impedance test, measured at  $V_{OH}$  -0.5 output level;  $S_1$  is closed for "0" to high impedance test measured at  $V_{OL}$  + 0.5V output level.

### Ultra Fast 32x8 Ti-W PROM

53S081A 63S081A

#### Features/Benefits

- 17 ns maximum access time
- Reliable Titanium-Tungsten fuses (Ti-W)
- Low voltage generic programming
- Pin compatible with standard Schottky PROMs
- · PNP inputs for low input current

#### **Applications**

- Programmable logic element (PLE™)
- Address decoder
- Priority encoder
- Random logic replacement

#### **Description**

The 53/63S081A features low input current PNP inputs, full Schottky clamping and three-state and open collector outputs. The titanium-tungsten fuses store a logical low and are programmed to the high state. Special on chip circuitry and extra fuses provide preprogramming testing which assure high programming yields and high reliability.

The 63 series is specified for operation over the commercial temperature and voltage range. The 53 series is specified for the military ranges.

#### **Programming**

The 53/63S081A is programmed with the same programming algorithm as all other Monolithic Memories' generic Ti-W PROMs. For details refer to Monolithic Memories' LSI Data Book.

#### **Selection Guide**

6.0	MEMORY	TIME	PACKAGE WAR		DEVICE TYPE		
SIZE	ORGANIZ	ATION	PINS	TYPE	0°C to + 75°C	-55°C to + 125°C	
1/4K	32x8	T.S.	16	N, J, F, W	63S081A	53S081A	

#### **Pin Configuration**

#### **Part Numbering System**

#### 53/63S081A



#### 63S081A

6 = COMMERCIAL 5 = MILITARY PRODUCT . 3 = PROGRAMMABLE READ ONLY MEMORY (PROM)

S = SCHOTTKY
LS = LOW POWER
SCHOTTKY
RX = REGISTERED

TEMPERATURE -

PERFORMANCE
NONE = STANDARD
A = ENHANCED
OUTPUT DESIGNATOR

OUTPUT DESIGNATOR
0 = OPEN COLLECTOR
1 = THREE STATE

NUMBER OF OUTPUTS 4 = 4 BIT 8 = 8 BIT

MEMORY SIZE 0 = 256 BIT 1 = 1024 BIT 2 = 2048 BIT 4 = 4096 BIT 8 = 8192 BIT 16 = 16384 BIT

PLE™ is a registered trademark of Monolithic Memories Inc.

#### **Absolute Maximum Ratings**

Supply Voltage, V <sub>CC</sub>	7V
Input Voltage	
Off-state output voltage	5.5V
Storage temperature	65°C to + 150°C

#### **Operating Conditions**

SYMBOL	9444 manus lugal well as PARAMETER 28 and	MIN	NOM			MMER(		UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
$T_A$	Operating free-air temperature	-55	l ystitor	125	0	lilw eld	75	°C

#### **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAMETER	the military ranges  Denouvements	TEST CONDITIONS	neas (PLE")	MIN TYP†	MAX	UNIT
VIL	Low-level input voltage	Annones			selvec	0.8	ob V
VIH	High-level input voltage	ils as milinopla			2 1900	one ym	V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA		entociget ou	-1.5	V
VIL	Low-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 0.4V			-0.25	mA
VIH	High-level input current	V <sub>CC</sub> = MAX	VI = VCC MAX			40	μΑ
V <sub>OL</sub>	Low-level output voltage	$V_{CC} = MIN$ $V_{II} = 0.8V$	I <sub>OI</sub> = 16mA	MIL	VECNARIA	0.5	V
VOL	+ of O'de		TOL - TOTAL	СОМ	LORO	0.45	3
Vон	High-level output voltage	$V_{CC} = MIN$ $V_{II} = 0.8V$	MIL I <sub>OH</sub> = -2mA	ат	2.4	74)K	V
OH		V <sub>IH</sub> = 2V	COM I <sub>OH</sub> = -3.2mA				
lozL	Off state as to the second	V MAN	V <sub>O</sub> = 0.4V			-40	μΑ
lozh	Off-state output current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 2.4V		hollshup	40	μΑ
los	Output short-circuit current*	V <sub>CC</sub> = 5V	V <sub>O</sub> = 0V	Argos	-20	-90	mA
lcc	Supply current	V <sub>CC</sub> = MAX AI	l inputs grounded. All outp	uts open.	90	125	mA


#### **Switching Characteristics**


**Over Operating Conditions** 

DEVICE TYPE		(ns) ACCESS TIME	t <sub>EA</sub> AND ENABLE AC RECOVE	CCES AND	UNIT
THE SECT = 1	TYP†	MAX	TYP†	MAX	
63S081A	9	17	9	17	ns
53S081A	9	25	9	20	115


 $<sup>^{\</sup>dagger}$  Typical at 5.0V  $\rm V_{\hbox{\footnotesize CC}}$  and 25° C TA.

<sup>\*</sup>Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.







#### **Switching Test Load**



#### **Definition of Timing Diagram**



#### **Definition of Waveforms**



- NOTES: 1. Input pulse amplitude 0V to 3.0V.
  - 2. Input rise and fall times 5ns from 1.0V to 2.0V.
  - 3. Input access measured at the 1.5V level.
  - 4. t<sub>AA</sub> is tested with switch S<sub>1</sub> closed, C<sub>1</sub> = 30pF and measured at 1.5V output level.
  - 5. TEA is measured at the 1.5V output level with  $C_L$  = 30pF.  $S_1$  is open for high impedance to "1" test and closed for high impedance to "0" test. TER is tested with  $C_L$  = 5pF.  $S_1$  is open for "1" to high impedance test, measured at  $V_{OH}$  -0.5 output level;  $S_1$  is closed for "0" to high impedance test measured at  $V_{OL}$  + 0.5V output level.

#### **Commercial Programmers**

Monolithic Memories PROMs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated.

Programming is final manufacturing — it must be quality-controlled. Equipment must be calibrated as a regular

#### PROM PROGRAMMING EQUIPMENT INFORMATION

SOURCE AND LOCATION


Date I/O Corp. P.O. Box 308 Issaquah, WA 98027

Kontron Electronic, Inc. 630 Price Ave. Redwood City, CA 94036 routine, ideally under the actual conditions of use. Each time a new board or a new programming module is inserted, the whole system should be checked. Both timing and voltages must meet published specifications for the device. Remember — The best PROMs available can be made unreliable by improper programming techniques.

Digelec Inc. 7335 E. Acoma DR Suite 103 Scottsdale, AZ 85260

Pro-Log Corp. 2411 Garden Road Monterey, CA 93940

#### **Metal Mask Layout**



# High Performance Registered 1024x4 PROM 53/63RA441

#### Features/Benefits

- Edge triggered "D" registers
- Advanced Schottky processing
- · 4-bit-wide in 18 pin for high board density
- · Lower system package counts
- Lower system power
- Faster cycle times
- 16mA IOL output drive capability

#### **Applications**

- Pipelined microprogramming
- State sequencers
- · Next address generation
- Mapping PROM

#### Description

A family of registered PROMs offers new savings for designers of pipelined microprogrammable systems. The wide instruction register which holds the micro-instruction during execution, is now incorporated into the PROM chip.

#### **Ordering Information**

	MEMORY	PACI	ACKAGE DEVICE		E TYPE
SIZE	ORGANIZATION	PINS	INS TYPE MIL		СОМ
4K	1024×4	18	J, N	53RA441	63RA441


#### Edge Triggered Register

The PROM output is loaded into a 4-bit register on the rising edge of the clock. The use of the term "register" is to be distinguished from the term "latch," in that a register contains master slave flip-flops and the latch contains gated flip-flops. The advantages of using a register are that system timing is simplified, and faster micro cycle times can be obtained.

The output of the register is buffered by three-state drivers which are compatible with the new low-power Schottky three-state bus standard.

#### **Pin Configuration**

53/63RA441



Monolithic MMI

TWX: 910-338-2376

#### **Absolute Maximum Ratings**

Supply voltage, V <sub>CC</sub>	7V
Input voltage	7V
Off-state output voltage	5.5V
Storage temperature	65° to +150°C

#### **Operating Conditions**

SYMBOL	MAARES M.U. ST PARAMETER XI	MILITARY			CO	UNIT		
		MIN	TYP	MAX	MIN	TYP	MAX	and I a
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
t <sub>su</sub>	Address set-up time	60	30	tilldags:	50	30		mat +
th	Address hold time	0	-10		0	-10		
tw	Clock pulse width	25	8		20	8	toall	to see St
TA	Operating free-air temperature	-55		125	0		75	°C

#### **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAMETER	PARAMETER 1912 1912 1913 1913 1913 1913 1913 1913		MIN TYP	MAX	UNIT	
VIL	Low-level input voltage	The output of I	s. The wide instruction	able system	nmengorgon	0.8	eq V to
VIH	High-level input voltage	prince dia signifiw	er during execution, is	ro-anstructio	2	HORITAN I	V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA	- squito naturi	1 Onli Cini ot	-1.5	V
IL	Low-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 0.4V			-0.25	mA
<sup>I</sup> IH	High-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = V <sub>CC</sub>	4		40	μΑ
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN V <sub>IL</sub> = 0.8V V <sub>IH</sub> = 2V	I <sub>OL</sub> = 16mA			0.5	V
VOH	High-level output voltage	V <sub>CC</sub> = MIN V <sub>IL</sub> = 0.8V V <sub>IH</sub> = 2V	MIL $I_{OH} = -2mA$ COM $I_{OH} = -3.2mA$		2.4		V
lozL	Off state subsut surrent	V = MAY	V <sub>O</sub> = 0.5V			-40	μΑ
IOZH	Off-state output current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 2.4V			40	μΑ
los	Output short-circuit current*	V <sub>CC</sub> = 5V	V <sub>O</sub> = 0V		-20	-90	mA
Icc	Supply current	V <sub>CC</sub> = MAX	All inputs grounded All outputs open	MIL	120 120	175 165	mA

<sup>\*</sup>Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

#### **Switching Characteristics**

**Over Operating Conditions** 

SYMBOL	PARAMETER		IILITAF TYP†			MMERC TYP†		UNIT
t <sub>pd</sub>	Clock to output access time		20	35		20	30	ns
teR/teA	Enable to output access and recovery time	ten A to the con-	19	35	S-117,08	19	30	ns

<sup>†</sup>Typicals at 5.0V V<sub>CC</sub> and 25° C T<sub>A</sub>

#### **Definition of Timing Diagram**

B of 3 on the vd and yns is atale a waveform of and inputs

**OUTPUTS** 

DON'T CARE: CHANGE PERMITTED CHANGING. STATE UNKNOWN

With the synchronous INITIALIZE (ie) ain

APPLICABLE


CENTER LINE IS HIGH IMPEDANCE STATE


WILL BE STEADY

#### **Definition of Waveforms**

umr words (Ag-An) will be set in the

iste of Ig words are low, presenting a





**ENABLE ACCESS TIME AND RECOVERY TIME** 

NOTES: 1. Input pulse amplitude 0V to 3.0V

- 2. Input rise and fall times 2-5ns from 1.0V to 2.0V.
- 3. Input access measured at the 1.5V level.
- 4. t AA is tested with switch S 1 closed, C1 = 30pF and measured at 1.5V output level.
- 5. TEA is measured at the 1,5V output level with  $C_L$  = 30pF.  $S_1$  is open for high impedance to "1" test and closed for high impedance to "0" test. TER is tested with C<sub>1</sub> = 5 pF. S<sub>1</sub> is open for "1" to high impedance test, measured at V<sub>OH</sub> = 0.5 output level; S<sub>1</sub> is closed for "0" to high impedance test measured at VOL + 0.5V output level.

## **High Performance** 1024x8 **Registered PROM**

## 53/63RS881 53/63RS881A

#### Features/Benefits

- · Edge triggered "D" registers
- · Synchronous and Asynchronous enables
- Versatile 1:16 initialization words
- . 8-bit-wide in 24 pin SKINNYDIP® for high board density
- Simplifies system timing
- · Faster cycle times
- 16mA I OL output drive capability
- · Reliable titanium-tungsten fuses (Ti-W)

#### **Applications**


- · Microprogram control store
- State sequencers
- · Next address generation
- Mapping PROM

#### Description

The 53/63RS881 and 53/63RS881A are 1Kx8 PROMs with on chip "D" type registers, versatile output enable control through synchronous and asynchronous enable inputs, and flexible start up sequencing through programmable initialization.

Data is transferred into the output registers on the rising edge of the clock. Provided that the asynchronous (E) and synchronous (ES) enables are low, the data will appear at the outputs. Prior to the positive clock edge, register data are not

#### **Pin Configuration**



#### **Ordering Information**

	MEMORY	PACKAGE		DEVIC	E TYPE
SIZE	PERFORMANCE	PINS	TYPE	MIL	COM
014	Standard	24	JS, F	53RS881	63RS881
8K	Enhanced	28	L	53RS881A	63RS881A


<sup>\*</sup> Flat-pack — contact the factory

affected by changes in addressing or synchronous enable

Memory expansion and data control is made flexible with synchronous and asynchronous enable inputs. Outputs may be set to the high impedance state at any time by setting E to a high or if  $\overline{\mathsf{E}_\mathsf{S}}$  is high when the rising clock edge occurs. When V<sub>CC</sub> power is first applied the synchronous enable flip-flop will be in the set condition causing the outputs to be in the high impedance state.

The flexible initialization feature allows start up and time out sequencing with 1:16 programmable words to be loaded into the output registers. With the synchronous INITIALIZE (IS) pin low, one of the 16 column words (A3-A0) will be set in the output registers independent of the row addresses (Ag-A4). The unprogrammed state of Is words are low, presenting a CLEAR with Is pin low. With all Is column words (A3-A0) programmed to the same pattern, the  $\overline{I_S}$  function will be independent of both row and column addressing and may be used as a single pin control. With all Is words programmed high a PRESET function is performed.

#### **Block Diagram**



SKINNYDIP\* is a registered trademark of Monolithic Memories

TWX: 910-338-2376 TWX: 910-338-2374

#### 3

#### **Absolute Maximum Ratings**

	Operatir	ng Programming
Supply voltage V <sub>CC</sub>	-0.5 to	7V 12V
Input voltage	-1.5 to	7V 7V
Off-state output voltage	-0.5V to 5.	5V 12V
Storage temperature		65°C to +150°C

#### **Operating Conditions**

SU I	35 25 30	18	81 MILI	TARY	COMMI	ERCIAL	LESA !
SYMBOL	PARAMETER	TYP	53RS881A	53RS881	63RS881A	63RS881	UNIT
an	35 85 30	18	MIN MAX	MIN MAX	MIN MAX	MIN MAX	
tw	Width of clock (high or low)	10	20	20 (E) emil v	20	20 nei0	ns
<sup>t</sup> s(A)	Setup time from address to clock	25	40	45	30	35	ns
t <sub>s(ES)</sub>	Setup time from ES to clock	8	15	15	15	15	ns
$t_{s(\overline{I_S})}$	Setup time from IS to clock	20	30	35	25	30	ns
th(A)	Hold time address to clock	-5	0	0	0	0	ns
$t_h(\overline{E_S})$	Hold time (ES)	-3	5	5	5	5	ns
$t_{h(\overline{I_S})}$	Hold time (IS)	-5	0	0	0	0	ns
VCC	Supply voltage	5	4.5 5.5	4.5 5.5	4.75 5.25	4.75 5.25	V
TA	Operating free-air temperature	25	-55 125	-55 125	0 75	0 75	°C

#### **Electrical Characteristics** Over Operating Conditions

SYMBOL PARAMETER		1	TEST CONDITIONS	MIN TYP MAX	UNIT
VIL	Low-level input voltage		10411	0.8	V
VIH	High-level input voltage			2	V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA	(al) at -1.2	V
IIL	Low-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 0.4V	-0.25	mA
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> = MAX	VI = VCCMAX	40	μΑ
V <sub>OL</sub>	Low-level output voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$ $V_{IH} = 2V$	I <sub>OL</sub> = 16mA	0.5	V
VOH	High-level output voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$ $V_{IH} = 2V$	MIL I <sub>OH</sub> = -2mA COM I <sub>OH</sub> = -3.2mA	2.4	V
lozh	Off-state output current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 0.4V V <sub>O</sub> = 2.4V		μΑ
los	Output short-circuit current*	V <sub>CC</sub> = MAX	V <sub>O</sub> = 0V	-20 -90	mA
lcc	Supply current	V <sub>CC</sub> = MAX	All inputs TTL; all outputs open.	130 180	mA


<sup>\*</sup> Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

<sup>†</sup> Typicals at 5.0V, V<sub>CC</sub> and 25°C TA.

### Switching Characteristics Over Operating Conditions and using Standard Test Load

SYMBOL	VA 2 of PARAMETER	ТҮР	MILITARY				COMMERCIAL				apply v
			53RS881A		53RS881		63RS881A		63RS881		UNIT
			MIN N	MAX	MIN	MAX	MIN	MAX	MIN	MAX	BDSTOIL
<sup>t</sup> CLK	Clock to output Delay	10		20		25	er	15	Con	20	ns
t <sub>ESA</sub>	Clock to output access time (ES)	18		30	era ni Blanckina	35		25	Me III	30	ns
t <sub>ESR</sub>	Clock to output recovery time (ES)	117	TYP S	30		35	LAMET	25		30	ns
t <sub>EA</sub>	Enable to output access time (E)	18	M	30		35		25		30	ns
t <sub>ER</sub>	Disable to output recovery time (E)	17	10 2	30		35	ph or lo	25	ith of o	30	ns


#### **Definition of Waveforms**



NOTES: 1. Input pulse amplitude 0V to 3.0V.


- 2. Input rise and fall times 2-5ns from 1.0V to 2.0V.
- 3. Input access measured at the 1.5V level.
- 4.  $t_{AA}$  is tested with switch  $S_1$  closed.  $C_L = 30pF$  and measured at 1.5V output level.
- 5. t<sub>EA</sub> and t<sub>ESA</sub> are measured at the 1.5V output level with C<sub>L</sub> = 30pF. S<sub>1</sub> is open for high impedance to "1" test and closed for high impedance to "0" test.


 $t_{ER}$  and  $t_{ESA}$  are measured  $C_L$  = 5pF.  $S_1$  is open for "1" to high impedance test, measured at  $V_{OH}$  =0.5V output level;  $S_1$  is closed for "0" to high impedance test measured at  $V_{OL}$  +0.5V output level.



MAY CHANGE NOT APPLICABLE

#### **Schematic of Inputs and Outputs**





#### **Commercial Programmers**


Monolithic Memories PROMs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated.

Programming is final manufacturing — it must be quality-controlled. Equipment must be calibrated as a regular routine, ideally under the actual conditions of use. Each time a

new board or a new programming module is inserted, the whole system should be checked. Both timing and voltage must meet published specifications for the device.

Remember — The best PROMs available can be made unreliable by improper programming techniques.

MANUFACTURER	PROGRA		PROGRAMMING MODULE	SOCKET CONFIGURATION	
Data I/O	Unipack Unipack2	Rev-L Rev-V04	Family Code 18	Pinout Code 86	



#### Commercial Programmers

Monolithia Memorias PROMs are designed and tested to give a programming yield greater than 98% if your programming yield is lower, check your programmer. It may not be prop-

Programming is final manufacturing — it must be qualifycontrolled, Equipment must be calibrated as a regular routine, udeally under the actual conditions of use. Each time a

Herremost — The beet Phones evaluable can be lable by improper programming techniques.

PHOGRAMMING			

#### Features/Benefits

- · Asynchronous output enable
- · Edge-triggered "D" registers
- · Versatile 1:16 user programmable initialization words
- . 8-bit-wide in 24 pin SKINNYDIP® for high board density
- Simplifies system timing
- Faster cycle times
- 16mA I OL output drive capability
- · Reliable titanium-tungsten fuses (Ti-W)

#### **Applications**

- Microprogram control store
- State sequencers
- Next address generation
- Mapping PROM

#### Description

The 53/63RS1681 and 53/63RS1681A are 2 K x 8 PROMs with on chip "D" type registers. Output enable control through an asynchronous enable input and flexible start up sequencing through programmable initialization words.

#### Ordering Information

MEMORY		PAC	KAGE	DEVICE TYPE			
	SIZE	PERFORMANCE	PINS	TYPE	MIL	COM	
		Standard		JS	53RA1681	63RA1681	
	16K	Enhanced	24	(28)(L)	53RA1681A	63RA1681A	


Flat-pack — contact the factory ( ) = Military Product

Data is transferred into the output registers on the rising edge of the clock. Provided that the asynchronous (E) enable is LOW, the data will appear at the outputs. Prior to the positive clock edge, register data are not affected by changes in addressing.


Memory expansion and data control is made flexible with asynchronous enable input. Outputs may be set to the high impedance state at any time by setting E to a HIGH.

The flexible initialization feature allows start up and time out sequencing with 1:16 programmable words to be loaded into the output registers. With the synchronous INITIALIZE (IS) pin LOW, one of the 16 column words (A3-A0) will be set in the output registers independent of the row addresses (A10-A4). With all Is column words (A3-A0) programmed to the same pattern, the Is function will be independent of both row and column addressing and may be used as a single pin control. With all Is words programmed HIGH a PRESET function is performed. The unprogrammed state of Is words are LOW, presenting a CLEAR with Is pin LOW.

#### **Pin Configuration**



#### **Block Diagram**



SKINNYDIP® is a registered trademark of Monolithic Memories

TWX: 910-338-2376 TWX: 910-338-2374



#### 53/63RA1681 53/63RA1681A

Input voltage	-1.5 to	7V	7V
Off-state output voltage	-0.5V to	5.5V	12V
		+150°C	

#### Operating Conditions

BAYT	EMORY PACKAGE DEVICE	VI I	MILITARY			COMMERCIAL				Async	
SYMBOL	PARAMETER	TYP	53RA	1681A	53RA	1681	63RA	1681A	63R/	A1681	UNIT
3PA1631	ISSTARES OF PROPERTY		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	Versol
At <sub>w</sub> ARE	Width of clock (high or low)	10	20	tensity	20	or high	20	SKINN	20	rd ebit	ns
t <sub>s(A)</sub>	Setup time from address to clock	28	40		45		35	gning	40	бов пуз	ns
t <sub>s(IS)</sub>	Setup time from IS to clock	20	30		35		25		30	cycle 1	ns
th(A)	Hold time address to clock	-5	0		0		0	və cspai	0	loc au	ans
th(IS)	Hold time (IS)	-5	0		0	(W-I	0	netag	0	inetti e	ns
Vcc	Supply voltage	5	4.5	5.5	4.5	5.5	4.75	5.25	4.75	5.25	V
TA	Operating free-air temperature	25	-55	125	-55	125	0	75	0	75	°C

#### **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITIONS	MIN TYP† MAX	UNIT
о V <sub>[[]</sub>	Low-level input voltage	pattern, on column ad	office white COO Co. of Comp. 5 to 0.000	0.8	V
VIH	High-level input voltage	lis rifiW	Output enable control through	2.0 per egyl "G" o	no V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA	-1.2	V
IIL	Low-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 0.4V	-0.25	mA
ΊΗ	High-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = V <sub>CC</sub> MAX	40	μΑ
VOL	Low-level output voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$ $V_{IH} = 2V$	I <sub>OL</sub> = 16mA	0.5	V
Vон	High-level output voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$ $V_{IH} = 2V$	MIL $I_{OH} = -2mA$ $COM I_{OH} = -3.2mA$	2.4	V
lozL	Off-state output current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 0.4V	-40	μА
lozh	M300030	V <sub>O</sub> = 2.4V		A 10	
los	Output short-circuit current*	V <sub>CC</sub> = 5.0V	V <sub>O</sub> = 0V	-20 -90	mA
lcc	Supply current	V <sub>CC</sub> = MAX	All inputs TTL; all outputs open.	140 185	mA


<sup>\*</sup> Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

 $<sup>\</sup>dagger$  Typical at 5.0 V  $\rm V_{CC}$  and 25° C  $\rm T_A$ 

										1 1	
SYMBOL	PARAMETER	ТҮР	53RA1681A		53RA1681		63RA1681A		63RA1681		UNIT
	Ter	orma	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tCLK	Clock to output Delay	10		20		25		15		20	ns
t <sub>EA</sub>	Enable to output access time (E)	15		30	1	35		25		30	ns
tER	Disable to output recovery time (E)	15		30		35		25	OUTPU	30	ns

<sup>†</sup> Typical at 5.0 V V<sub>CC</sub> and 25° C T<sub>A</sub>.

#### **Definition of Waveforms**



NOTES: 1. Input pulse amplitude 0V to 3.0V.


- 2. Input rise and fall times 2-5ns from 1.0V to 2.0V.
- 3. Input access measured at the 1.5V level.
- 4. Switch S<sub>1</sub> is closed, C<sub>L</sub> = 30pF and outputs measured at 1.5V level for all tests except t<sub>EA</sub> and t<sub>ER</sub>.
- 5. t<sub>EA</sub> is measured at the 1.5V output level with C<sub>L</sub> = 30 pF. S<sub>1</sub> is open for high impedance to "1" test and closed for high impedance to "0" test.


 $^{t}$ ER is tested with  $C_L$  = 5pF.  $S_1$  is open for "1" to high impedance test, measured at  $V_{OH}$  -0.5V output level;  $S_1$  is closed for "0" to high impedance test measured at  $V_{OL}$  +0.5V output level.

NANUFACTURES PROGRAMMER PROGRAMMING SOCIGET
TYPE ROOULE CONFIGURATION
Unipack Rev-V06 Family Code 18 Fanout Code A3

#### Switching Test Load and test trashed poles and

#### **Definition of Timing Diagram**





MUST BE STEADY


WILL BE STEADY




MAY CHANGE

NOT APPLICABLE

#### **Schematic of Inputs and Outputs**





#### **Commercial Programmers**

Monolithic Memories PROMs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated.

Programming is final manufacturing — it must be quality-controlled. Equipment must be calibrated as a regular routine, ideally under the actual conditions of use. Each time a

new board or a new programming module is inserted, the whole system should be checked. Both timing and voltage must meet published specifications for the device.

Remember — The best PROMs available can be made unreliable by improper programming techniques.

MANUFACTURER	PROGRAMMER	PROGRAMMING	SOCKET	
	TYPE	MODULE	CONFIGURATION	
Data I/O	Unipack Rev-006 Unipack2 Rev-V05	Family Code 18	Pinout Code A3	

A7 VCC

01 02 GND 03 04 05

#### **Metal Mask Layout**

Registered Prom

#### Features / Benefits

- Synchronous output enable
- Fdrautringual "T" registers
- Versatile 1:16 usar programma
  - 8-pit-wide in 24 pin SKIN
- \* 16mA Lau output drive capabilli
- Reliable litanium-tungeten fuses (Ti
  - Microprogram control store
    - State sequencers
    - a Next address generation
      - Mong PROM

#### Description

The 53/63RS1661 and 53/63RS1661A are 2 K x 8 PROMs with on chip "D" type registers, versalile output enable control brough synchronous enable input and flexible start up sequensing through programmable initialization words.

CLK


Data is transferred into the output registers on the rising edge of the clock, Provided that the synchronous (Eg) enable is LOW, the data will appear at the outputs. Prior to the positive

With all Is column words (Ag-Ag) programmed to the same satten, the Is tenction will be independent of both row end column addressing and may be used as a single pin control. With all Is words programmed HIGH a PRESET function is enformed. The unprogrammed state of Is words are LOW-assenting a CLEAR with Is pin LOW.

OA programmable words to be loaded into

72

00





3-31

# 2048x8 Registered Prom with Synchronous Enable

# 53/63RS1681 53/63RS1681A

#### Features/Benefits

- · Synchronous output enable
- Edge-triggered "D" registers
- Versatile 1:16 user programmable initialization words
- . 8-bit-wide in 24 pin SKINNYDIP® for high board density
- Simplifies system timing
- Faster cycle times
- 16mA I OL output drive capability
- Reliable titanium-tungsten fuses (Ti-W)

#### **Applications**


- Microprogram control store
- State sequencers
- Next address generation
- Mapping PROM

#### **Description**

The 53/63RS1681 and 53/63RS1681A are 2 K x 8 PROMs with on chip "D" type registers, versatile output enable control through synchronous enable input and flexible start up sequencing through programmable initialization words.

Data is transferred into the output registers on the rising edge of the clock. Provided that the synchronous  $(\overline{E_S})$  enable is LOW, the data will appear at the outputs. Prior to the positive

#### **Pin Configuration**



#### **Ordering Information**

MEMORY		PACI	KAGE	DEVICE TYPE			
SIZE	PERFORMANCE	PINS	TYPE	MIL	СОМ		
16K	Standard	0.4	0.4	JS	53RS1681	63RS1681	
ION	Enhanced	24	(28)(L)	53RS1681A	63RS1681A		


Flat-pack — contact the factory ( ) = Military Product

clock edge, register data are not affected by changes in addressing or synchronous enable inputs.

Memory expansion and data control is made flexible with the synchronous enable input. Outputs may be set to the high impedance state by setting  $\overline{E_S}$  HIGH before the rising clock edge occurs. When  $V_{CC}$  power is first applied the synchronous enable flip-flop will be in the set condition causing the outputs to be in the high impedance state.

The flexible initialization feature allows start up and time out sequencing with 1:16 programmable words to be loaded into the output registers. With the synchronous INITIALIZE ( $\overline{I_S}$ ) pin LOW, one of the 16 column words ( $A_3$ - $A_0$ ) will be set in the output registers independent of the row addresses ( $A_{10}$ - $A_4$ ). With all  $\overline{I_S}$  column words ( $A_3$ - $A_0$ ) programmed to the same pattern, the  $\overline{I_S}$  function will be independent of both row and column addressing and may be used as a single pin control. With all  $\overline{I_S}$  words programmed HIGH a PRESET function is performed. The unprogrammed state of  $\overline{I_S}$  words are LOW, presenting a CLEAR with  $\overline{I_S}$  pin LOW.

#### **Block Diagram**



SKINNYDIP® is a registered trademark of Monolithic Memories



#### **Operating Conditions**

	06 65 65	160		MILIT	TARY	(S3) em		COMM	ERCIAL	JIU	A831
SYMBOL	PARAMETER	TYP	53RS1	681A	53R	61681	63RS	1681A	63RS	61681	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	Typical
t <sub>w</sub>	Width of clock (high or low)	10	20		20		20		20		ns
t <sub>s(A)</sub>	Setup time from address to clock	28	40		45		35		40		ns
$t_s(\overline{E_S})$	Setup time from E <sub>S</sub> to clock	7	15		15		15		15		ns
$t_{s(\overline{I_S})}$	Setup time from IS to clock	20	30		35		25		30		ns
th(A)	Hold time address to clock	-5	0		0		0		0		ns
$t_h(\overline{E_S})$	Hold time (ES)	-3	5		5		5	otevs	5	nois	ns
$t_{h(\overline{I_S})}$	Hold time (IS)	-5	0	c-(A):(1-w	0		0		0		ns
VCC	Supply voltage	5	4.5	5.5	4.5	5.5	4.75	5.25	4.75	5.25	V
TA	Operating free-air temperature	25	-55	125	-55	125	0	75	0	75	°C

#### **Electrical Characteristics** Over Operating Conditions


SYMBOL	PARAMETER	Т	EST CONDITIONS	MIN TYPT MAX	UNIT
V <sub>IL</sub>	Low-level input voltage			0.8	V
VIH	High-level input voltage			2.0	V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA	-1.2	V
IIL	Low-level input current	V <sub>CC</sub> = MAX	A22 V <sub>1</sub> = 0.4V	-0.25	mA
<sup>I</sup> IH	High-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = V <sub>CC</sub>	40	μΑ
V <sub>OL</sub>	Low-level output voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$ $V_{IH} = 2V$	I <sub>OL</sub> = 16mA	0.5	V
V <sub>OH</sub>	High-level output voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$ $V_{IH} = 2V$	MIL I <sub>OH</sub> = -2mA	2. Input see and fall times 3. Input secoses m. <b>P.S.</b> to <b>2.4</b> a. Switch S., is closed. C.	
lozL	Off-state output current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 0.4V	lest to of sonsbag. 40	μΑ
lozh	server a normand scho seres inches acre-h	Se teat, measured at NO	V <sub>O</sub> = 2.4V	40	
los	Output short-circuit current*	V <sub>CC</sub> = 5V	V <sub>O</sub> = 0V	-20 -90	mA
lcc	Supply current	V <sub>CC</sub> = MAX	All inputs TTL; all outputs open.	140 185	mA

<sup>\*</sup> Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Typical at 5.0 V V<sub>CC</sub> and 25° C T<sub>A</sub>

12V			MILITARY				COMMERCIAL				ylagus
SYMBOL	PARAMETER	TYP	53RS	1681A	53R9	61681	63RS	1681A	63RS	61681	UNIT
-65°C to +150°C	0.021 + or 0.284	2112422411144 211221	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	ileis-ill ansant
tCLK	Clock to output Delay	10		20		25	20	15	noa	20	ns
t <sub>ESA</sub>	Clock to output access time (ES)	15		30		35		25		30	ns
tESR	Clock to output recovery time (ES)	1500	SB is	30		35	TEMAF	25		30	ns


Typical at 5.0 V VCC and 25° C TA.




#### **Switching Test Load**

#### **Definition of Timing Diagram**


MAY CHANGE






NOT APPLICABLE







#### **Commercial Programmers**

Monolithic Memories PROMs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated.

Programming is final manufacturing — it must be quality-controlled. Equipment must be calibrated as a regular routine, ideally under the actual conditions of use. Each time a

new board or a new programming module is inserted, the whole system should be checked. Both timing and voltage must meet published specifications for the device.


Remember — The best PROMs available can be made unreliable by improper programming techniques.

MANUFACTURER	PROGRAMMER	PROGRAMMING	SOCKET		
	TYPE	MODULE	CONFIGURATION		
Data I/O	Unipack Rev-006 Unipack2 Rev-V05	Family Code 18	Pinout Code A3		

3

#### Switching Test Load

#### Metal Mask Layout



#### Commercial Programmers

Monolithic Memories PROMs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated.

Programming is final manufacturing — it must be qualifycontrolled, Equipment must be calibrated as a regular routine, ideally under the actual conditions of use. Each time a

new board or a new programming module is inserted, the whole system should be checked. Both timing and voltage must meet published specifications for the device.

Remember — The best PROMs available can be made unraitable by improper programming techniques.

# 4096x4 Diagnostic Registered PROM with Asynchronous Enable

53D1641 63D1641

Patent Pend.

#### Features/Benefits

- · Asynchronous output enable
- Provides system diagnostic testing for system controllability and observability
- Shadow register eliminates shifting hazards
- · Edge-triggered "D" registers simplifies system timing
- · Casadable for wide control words used in microprogramming
- 24-pin SKINNYDIP® saves space
- · 24 mA output drive capability
- · Replaces embedded diagnostic code

#### **Applications**

- · Microprogram control store with built-in system diagnostic testing
- Serial character generator
- Serial code converter
- Parallel in/serial out memory
- Cost-effective board testing

#### Description

The 53/63D1641 is a 4Kx4 PROM with registered three-state outputs and a shadow register for diagnostic capabilities.

#### **Ordering Information**


G ME	MORY	TEMP	PACI	KAGE	PART NO.
SIZE	ORG.	TEMP.	PINS	TYPE	PART NO.
08 - 0	8	MIL		JS	53D1641
16K	4096×4	СОМ	24	(28) (L)	63D1641

Flat-pack - contact the factory ( ) = Military Product


control words used in microprogramming.

Shadow register diagnostics allow observation and control of the system without introducing intermediate illegal states. The output register, which can receive parallel data from either the PROM array or the shadow register, is loaded on the rising edge of CLK. The shadow register, which can receive parallel data from the output register or serial data from SDI, is loaded on the rising edge of DCLK. When the output drivers are disabled, the shadow register receives its parallel data from the output bus. During diagnostics, data loaded into the output register from the PROM array can be parallel-loaded into the shadow register and serially shifted out through SDO, allowing observation of the system. Similarly, diagnostic data can be serially shifted into the shadow register through SDI, and parallel-loaded into the output register, allowing control and test scanning to be imposed on the system. Since the output register and the shadow register are loaded by different input signals, they can be operated independent of one another. In addition, diagnostic PROMs can be cascaded to construct wide

#### **Block Diagram** A11-A0 Logic Symbol



SKINNYDIP® is a registered trademark of Monolithic Memories



TWX: 910-338-2376 TWX: 910-338-2374




#### **Function Table**

	INF	UTS			OUTPUTS	EW	OPERATION.
MODE	SDI	CLK	DCLK	Q <sub>3</sub> -Q <sub>0</sub>	s <sub>3</sub> -s <sub>0</sub>	SDO	OPERATION
L	X	1	*	Qn ← PROM	HOLD	S <sub>3</sub>	Load output register from PROM array
L ON	X	CKÅGE	A9	HOLD	$S_n \leftarrow S_{n-1}$ $S_0 \leftarrow SDI$	S <sub>3</sub>	Shift shadow register data
1481	X-	ST S	419	Qn ← PROM	$S_n \leftarrow S_{n-1}$ $S_0 \leftarrow SDI$	S <sub>3</sub>	Load output register from PROM array while shifting shadow register data
Hear	GSX (	D-(88)	* M	$Q_n \leftarrow S_n$	HOLD	SDI	Load output register from shadow register
Н	L	151.*019	rictliii) = (	HOLD	$s_n \leftarrow Q_n$	SDI	Load shadow register from output bus
le Hours	оо Нв	ose*ation	all two	HOLD	HOLD	SDI	No operation†

<sup>\*</sup> Clock must be steady or falling.

<sup>†</sup> Reserved operation for SN54/74S818 8-Bit Diagnostic Register.

	tion of Signals		
MODE	The MODE pin controls the output register multiplexer and the shadow register. When MODE	CLK	The clock pin loads the output register on the rising edge of CLK.
	the PROM array and the shadow register is configured as a shift register with SDI as its input.  When MODE is HIGH, the output register receives	DCLK	The diagnostic clock pin loads or shifts the shadow register on the rising edge of DCLK.
nput sig- ri in addi- ruct wide	ister is controlled by SDI as well as MODE. With	Q <sub>3</sub> -Q <sub>0</sub>	Qn represents the data outputs of the output register. During a shadow register load with
	ter receives parallel data from the output bus. With MODE and SDI both HIGH, the shadow register holds its present data.		outputs enabled these pins are the internal data inputs to the shadow register. With the outputs three-stated these pins are external data inputs to the shadow register.
SDI	The Serial Data In pin is the input to the least significant bit of the shadow register when operating in the shift mode. SDI is also a control input to the shadow register when it is not in the	S <sub>3</sub> -S <sub>0</sub>	S <sub>n</sub> represents the internal shadow register outputs.
SDO	shift mode.  The Serial Data Out pin is the output from the most significant bit of the shadow register when	A <sub>11</sub> -A <sub>0</sub>	$\mathbf{A}_{\mathbf{n}}$ represents the address inputs to the PROM array.
	operating in the shift mode. When the shadow register is not in the shift mode, SDO displays the logic level present at SDI, decreasing serial shift time for cascaded diagnostic PROMs.	Ē	The Output Enable pin operates independent of CLK. When $\overline{E}$ is LOW the outputs are enabled. When $\overline{E}$ is HIGH, the outputs are in the high impedance state.



Absolute Maximum Ratings	Operating	Programming
Supply voltage V <sub>CC</sub>	0.5V to 7V	12V
Input voltage	1.5V to 7V	7V
Input current		
Off-state output voltage	0.5V to 5.5V	12V
Storage temperature		

#### **Operating Conditions**

SYMBOL	PARAMETER		TYP <sup>†</sup>			MERO TYP <sup>†</sup>	CIAL	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
TA	Operating free air temperature	-55	25	125	0	25	75	°C
t <sub>w</sub>	Width of CLK (HIGH or LOW)	25	10		20	10		ns
t <sub>su</sub>	Set up time from address to CLK	45	25	AS	40	25		ns
th	Hold time for CLK	0	-15		0	-15		ns
twd	Width of DCLK (HIGH or LOW)	45	15		40	15		ns
tsud	Set up time from control inputs (SDI, MODE) to CLK, DCLK	50	20	PA	45	20		ns
<sup>t</sup> hd	Hold time for DCLK	0	-5	ă.	0	-5		ns

#### **Electrical Characteristics Over Operating Conditions**

SYMBOL	PARAMETER	TE	EST CONDITIONS	MIN	TYP† MAX	UNIT
VIL	Low-level input voltage				0.8	V
VIH	High-level input voltage	L3 .		2		V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA		-1.2	V
IIL	Low-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 0.4V		-0.25	mA
<sup>I</sup> IH	High-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = V <sub>CC</sub>		40	uA
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN V <sub>IL</sub> = 0.8V V <sub>IH</sub> = 2V	MIL I <sub>OL</sub> = 16mA COM I <sub>OL</sub> = 24mA	iow.	0.5	V
VOH	High-level output voltage	V <sub>CC</sub> = MIN V <sub>IL</sub> = 0.8V V <sub>IH</sub> = 2V	MIL I <sub>OH</sub> = -2mA COM I <sub>OH</sub> = -3.2mA	2.4		V
lozL	Off-state output current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 0.4V	a 1	-100	uA
IOZH	On-state output current	ACC - MAX	V <sub>O</sub> = 2.4V		40	uA
los	Output short-circuit current*	V <sub>CC</sub> = MAX	V <sub>O</sub> = 0V	-20	-90	mA
Icc	Supply current	V <sub>CC</sub> = MAX, All	inputs TTL; All outputs open		140 190	mA

 $<sup>\</sup>dagger$  Typical at 5.0V V<sub>CC</sub> and 25°C T<sub>A</sub>.

<sup>\*</sup> Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.


100	~9
	9 ]
	4
Г.	•

SYMBOL	PARAMETER		MILITARY			COMMERCIAL		
			MIN TYP† MAX		MIN TYPT MAX			UNIT
tCLK	CLK to output		11	25		11	20	ns
t <sub>ER</sub>	Disable time	-V	16	30	bk I	16	25	ns
t <sub>EA</sub>	Enable time	1=	16	30		16	25	ns
f <sub>MAXD</sub>	Maximum diagnostic clock frequency	7	18		10	18		MHz
t <sub>DS</sub>	DCLK to SDO delay (MODE = LOW)		17	35		17	30	ns
tss	SDI to SDO delay (MODE = HIGH)		16	30		16	25	ns
tMS	MODE to SDO delay		14	30	X	14	25	ns

 $<sup>\</sup>dagger$  Typical at 5.0V V<sub>CC</sub> and 25° C T<sub>A</sub>.


#### SYSTEM CONTROL

#### **Definition of Waveforms**




#### NORMAL PROM OPERATION (MODE = LOW)

SYSTEM OBSERVATION



#### SYSTEM CONTROL



SYSTEM OBSERVATION

#### **Switching Test Load**

#### **Definition of Timing Diagram**

salb girls rithwassamba of salas sal

WAVEFORM INPUTS OUTPUT

DON'T CARE; CHANGING; STATE UNKN

NOT CENTER LINE IS HIGH IMPEDANCE STATE

MUST BE STEADY V

WILL BE STEADY


MAY CHANGE NOT APPLICABLE


NOTES: 1. For commercial operating range R $_1$  = 200 $\Omega$ , R $_2$  = 390 $\Omega$ . For military operating range R $_1$  = 300 $\Omega$ , R $_2$  = 600 $\Omega$ .

- 2. Input pulse amplitude 0V to 3.0V.
- 3. Input rise and fall times 2-5ns from 1.0V to 2.0V.
- 4. Input access measured at the 1.5V level.
  - 5. Data delay is tested with switch S<sub>1</sub> closed. C<sub>L</sub> = 30<sub>p</sub>F and measured at 1.5V output level.
  - 6. t<sub>EA</sub> is measured at the 1.5V output level with C<sub>L</sub> = 30pF. S<sub>1</sub> is open for high impedance to "1" test and closed for high impedance to "0" test.

 $t_{ER}$  is measured  $C_L$  = 5pF.  $S_1$  is open for "1" to high impedance test, measured at  $V_{OH}$  -0.5V output level;  $S_1$  is closed for "0" to high impedance test measured at  $V_{OL}$  +0.5V output level.

#### Schematic of Inputs and Outputs





3

# Programming Instructions

#### **Device Description**

All of the High Performance Generic Ti-W PROM Families are manufactured with all outputs LOW in all storage locations. To produce a HIGH at a particular word, a Titanium-Tungsten Fusible-Link must be changed from a low resistance to a high resistance. This procedure is called programming.

#### **Programming Description**

To program a particular bit normal TTL levels are applied to all inputs. Programming occurs when:

- 1. VCC is raised to an elevated level.
- 2. The output to be programmed is raised to an elevated level.
- 3. The device is enabled.

In order to avoid misprogramming the PROM only one output at a time is to be programmed. Outputs not being programmed should be connected to  $V_{CC}$  via  $5 \mathrm{K}\Omega$  resistors.

Unless specified, Inputs should be at VIL.

#### **Programming Sequence**

The sequence of programming conditions is critical and must occur in the following order:

- 1. Select the appropriate address with chip disabled
- 2. Increase V<sub>CC</sub> to programming voltage
- 3. Increase appropriate output voltage to programming voltage
- 4. Enable chip for programming pulse width
- 5. Decrease VOUT and VCC to normal levels

#### **Programming Timing**

In order to insure the proper sequence, a delay of 100ns or greater must be allowed between steps. The enabling pulse must not occur less than 100ns after the output voltage reaches programming level. The rise time of the voltage on  $V_{CC}$  and the output must be between 1 and 10  $V/\mu s$ .

#### Verification

After each programming pulse verification of the programmed bit should be made with both low and high  $V_{\rm CC}$ . The loading of the output is not critical and any loading within the DC specifications of the part is satisfactory.


#### **Additional Pulses**

Up to 10 programming pulses should be applied until verification indicates that the bit has programmed. Following verification, apply five additional programming pulses to the bit being programmed.

#### **Programming Parameters**

Do not test these parameters or you may program the device.

SYMBOL	PARAMETER	MIN	RECOMMENDED VALUE	MAX	UNIT
VCCP	Required V <sub>CC</sub> for programming	11.5	11.75	12.0	V
VOP	Required output voltage for programming	10.5	11.0	11.5	V
t <sub>R</sub>	Rise time of V <sub>CC</sub> or V <sub>OUT</sub>	1.0	5.0	10.0	V/μs
ICCP	Current limit of V <sub>CCP</sub> supply	800	1200		mA
IOP	Current limit of VOP supply	15	20		mA
t <sub>PW</sub>	Programming pulse width (enabled)	9	10	11	μS
VCC	Low V <sub>CC</sub> for verification	4.2	4.3	4.4	V
Vcc	High V <sub>CC</sub> for verification	5.8	6.0	6.2	V
MDC	Maximum duty cycle of V <sub>CCP</sub>		25	25	%
t <sub>D</sub>	Delay time between programming steps	100	120		ns
VIL	Input low level	0	0	0.5	V
VIH	Input high level	2.4	3.0	5.5	V



#### **Commercial Programmers**


Monolithic Memories PROMs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated.

Programming is final manufacturing — it must be quality-controlled. Equipment must be calibrated as a regular routine, ideally under the actual conditions of use. Each time a

new board or a new programming module is inserted, the whole system should be checked. Both timing and voltage must meet published specifications for the device.

Remember — The best PROMs available can be made unreliable by improper programming techniques.

MANUFACTURER	PROGRAMMER TYPE		PROGRAMMING MODULE	SOCKET CONFIGURATION		
Data I/O	Unipack Unipack2	Rev-5/M Rev-V04	Family Code B2	Pinout Code 80		



Commercial Programmers

vionalithic Memories PROMs are designed and lested to give a programming yield greater than 96%. If your programming lield is lower, check your programmer, it may not be property callbrated.

regramming is final manufacturing — it must be qualifycontrolled. Equipment must be calibrated as a regular routine totally under the actual conditions of use. Each time a

MANUFACTURER PROGRAMMEN SOCKET
TYPE MODULE CONFIGURATION
Unipack Rev-5/M Family Code 82 Pinout Code 80

### 3

## Ti-W PROM Family Programming Instructions

### **Device Description**

All of the High Performance Generic Ti-W PROM Families are manufactured with all outputs low in all storage locations. To produce a high at a particular word, a Titanium-Tungsten Fusible-Link must be changed from a low resistance to a high resistance. This procedure is called programming.

### **Programming Description**

To program a particular bit normal TTL levels are applied to all inputs. Programming occurs when:

- 1. VCC is raised to an elevated level.
- 2. The output to be programmed is raised to an elevated level.
- 3. The device is enabled.

In order to avoid misprogramming the PROM only one output at time is to be programmed. Outputs not being programmed should be connected to  $\rm V_{CC}$  via 5K  $\Omega$  resistors.

### **Programming Sequence**

The sequence of programming conditions is critical and must occur in the following order:

- 1. Select the appropriate address with chip disabled
- 2. Increase V<sub>CC</sub> to programming voltage
- 3. Increase appropriate output voltage to programming voltage
- 4. Enable chip for programming pulse width
- 5. Decrease VouT and Vcc to normal levels

### **Programming Timing**

In order to insure the proper sequence, a delay of 100ns or greater must be allowed between steps. The enabling pulse must not occur less than 100ns after the output voltage reaches programming level. The rise time of the voltage on  $V_{CC}$  and the output must be between 1 and 10  $V/\mu s$ .

### **Programming Parameters**

Do not test these parameters or you may program the device.

SYMBOL	tor the device.  Remember—The RETAMARA available can regular unreliable by imprious programming technique.		RECOMMENDED VALUE	MAX	UNIT
VCCP	Required V <sub>CC</sub> for programming	11.5	11.75	12.0	V
VOP	Required output voitage for programming	10.5	11.0	11.5	V
tR	Rise time of VCC or VOUT	1.0	5.0	10.0	V/µs
ICCP	Current limit of VCCP supply	800	1200	ICE ANI	mA
IOP	Current limit of VOP supply a smooth a 2000	808   0815	20	_	mA
tpw	Programming pulse width (enabled)	WAW ISUP9	10	11	μs
Vcc	Low V <sub>CC</sub> for verification	4.2	4.3	4.4	V
Vcc	High V <sub>CC</sub> for verification	5.8	6.0	6.2	V
MDC	Maximum duty cycle of VCCP	30-Price Ave.	25	25	%
tD	Delay time between programming steps	100	120	_	ns
VIL	Input low level	0	0	0.5	V
VIH	Input high level	2.4	3.0	5.5	V

### Verification

After each programming pulse verification of the programmed bit should be made with both low and high V<sub>CC</sub>. The loading of the output is not critical and any loading within the DC specifications of the part is satisfactory.

### **Additional Pulses**

Up to 10 programming pulses should be applied until verification indicates that the bit has programmed. Following verification, apply five additional programming pulses to the bit being programmed.

### **Board Level Programming**

Board level programming is easily accomplished since only an enabled PROM is programmed. At the board level only the desired PROM and output should be enabled.

### **Programming Registered PROMs**

The registered PROMs are programmed in the same manner as standard devices with the addition of a clock pulse during verification.

### **Programming Waveforms**




Figure 1.

### **Commercial Programmers**

Monolithic Memories PROMs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated. (See Figure 1).

Programming is final manufacturing—it must be quality-controlled. Equipment must be calibrated as a regular

PROM PROGRAMMING EQUIPMENT INFORMATION

SOURCE AND LOCATION

Data I/O Corp. P.O. Box 308 Issaquah, WA 98027

Kontron Electronic, Inc. 630 Price Ave. Redwood City, CA 94036 routine, ideally under the actual conditions of use. Each time a new board or a new programming module is inserted, the whole system should be checked. Both timing and voltages must meet published specifications for the device.

Remember—The best PROMs available can be made unreliable by improper programming techniques.

Di Galec Inc.

7335 E. Acoma DR Suite 103 Scottsdale, AZ 85260

Pro-Log Corp.

### Generic **NICR PROM Family** 53/63XXX-1 53/63XXX-2

### Features/Benefit

- From 256 Bit to 8192 Bit memory
- 4-bit-wide and 8-bit-wide for byte oriented applications
- · -1 series for standard performance
- · -2 series for enhanced performanced
- · Reliability proven nichrome fusible links (qualified for MIL-M-38510)
- · PNP inputs for low input current
- · Compatible pin configurations for upward expansion

### **Application**

- Microprogram store
- Microprocessor program store
- Look up table
- Character generator
- Random logic
- Code converter

### Description

The 53/63XX series generic PROM family offers a wide selection of size and organizations. The 4-bit wide PROMs range from 256x4 to 2048x4 and feature upward/downward pin out compatibility in the space saving 16 and 18 pin packages. The 8-bit wide PROMs range from 32x8 to 1024x8 in a wide selection of package size including the space saving SKINNYDIP™ 24-pin .300 inch wide package. ALL PROMs have the same programming specifications allowing a single generic programmer.

The family features low input current PNP inputs, full Schottky clamping, three-state and open collector outputs. The nichrome fuses store a logical high and are programmed to the low state. Special on chip circuitry and extra fuses provide preprogramming tests which assure high programming yields and high reliability.


The 63 series is specified for operation over the commercial temperature and voltage range. The 53 series is specified for the military ranges.

### **Generic PROM Selection Guide**

	MEMORY	Tanks (	PAC	KAGE	DEVICE	TYPE	OUTPUT	
SIZE	ORGANIZA	ORGANIZATION		TYPE	COMMERCIAL	MILITARY	WIDTH	
T at K	256x4	OC TS	16 <sub>(M</sub>	N, J, F, W	6300-1 6301-1	5300-1 5301-1	ins dno i	
2K	512x4	OC TS	16	N, J, F, W	6305-1 6306-1	5305-1 5306-1	4 his wide	
4K	1024x4	OC TS	18	N, Jr-oa	6352-1 6353-1, -2	5352-1 5353-1, -2	4-bit-wide	
8K	2048x4	OC TS	18	1 20 V	6388-1 6389-1, -2	5388-1 5389-1, -2	V 10	
1/4K	32x8	OC TS	16	N, J, F, W	6330-1 6331-1	5330-1 5331-1	8 <sup>A</sup> 3	
2K	256x8	OC TS	20	N, J, F	6308-1 6309-1	5308-1 5309-1	×6	
- 13	1024x8	TS	24	J 8x8	6336-2		1986	
4K	F10+0	OC TS	24 (28)	N,JS*,F(L)	6340-1 6341-1, -2	5340-1 5341-1, -2	8-bit-wide	
40	512x8	OC TS	20	N, J	6348-1 6349-1, -2	5348-1 5349-1, -2	0 <sup>A</sup> 1	
8K	1024x8	OC TS	24	N,J,JS*,F	6380-1, -2 6381-1, -2	5380-1, -2 5381-1, -2	900	

\* JS is the .300 inch wide SKINNYDIP™ package.

TWX: 910-338-2376



### **Operating Conditions**

SYMBOL	PARAMETER		NOM		COMMERCIAL MIN NOM MAX			UNIT	
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V	
TA	Operating free-air temperature	-55		125	0		75	°C	

### **Electrical Characteristics** Over Operating Conditions

SYMBO	L PARAMETER	06	TEST CONDITIONS	08	-1 SERIES MIN MAX	-2 SERIES MIN MAX	UNIT
VIL	Low-level input voltage	98		55	0.8	0.8	eseV
VIH	High-level input voltage	GP		oe oe	2	2 1-1888 1-	086V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA	70	-1.5	-1.5	V
IIL	Low-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 0.45V	ād	-0.25	-0.25	mA
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> = MAX	$V_I = 4.5V$ (Prog $V_I = V_{CC} MAX$ (	gram pin) Other pins)	40	40	μΑ
VOL	Low-level output voltage	$V_{CC} = MIN$ $V_{II} = 0.8V$	MIL I <sub>OL</sub> = 12mA		0.5	0.5	V
OL	сомогномя	V <sub>IH</sub> = 2V	COM IOL = 16mA				
(t)	(See standard test loss	V <sub>CC</sub> = MIN	MIL IOH = -2mA	SS ACCESS T	REGGA	3977 30	VBQ.
VOH	High-level output voltage *	$V_{IL} = 0.8V$ $V_{IH} = 2V$	COM I <sub>OH</sub> = -3.2m/	A XABA	2.4	2.4	V
lozL	Off-state output current *	V <sub>CC</sub> = MAX	V <sub>O</sub> = 0.5V	75	-100	-40	μΑ
IOZH	— On-state output current	ACC - INIAN	V <sub>O</sub> = 2.4V		100	40	μΑ
ICEX	Open collector output current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 2.4V	0.9	100	40	appa.
CEX		CC = MAX	V <sub>O</sub> = 5.5V			100	μΑ
los	Output short-circuit current*†	V <sub>CC</sub> = 5V	V <sub>O</sub> = 0V	07	-20 -90	-20 -90	mA
		40	'30. '31.	200	125	F. 00 F.71 F.	BARR
	375	40	'00. '01.	OX.	130		ESSE
		40	'05. '06.	25	130	LICADA EL	5352
		V <sub>CC</sub> = MAX	'08. '09. '36.	an	155	155	5353
		All inputs	'40, '41, '48, '49	MIL	155	175	5388
ICC	Supply current	grounded. All	40, 41, 40, 49	COM	155	155	mA
			'52, '53	267	175	140	0868
		outputs open	100 100	MIL	170	170	5380
		DN	'88, '89	COM	170	155	1883
			80, 81	MIL	175	175	
			00, 81	COM	175	170	

<sup>\*</sup> Thre-state only.

<sup>†</sup> Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Absolute Maximum Fatings

### **Switching Characteristics**


**Over Commercial Operating Conditions** 


DEVICE TYPE	t <sub>AA</sub> (ns) ADDRESS ACCESS TIME MAX			t <sub>EA</sub> AND t <sub>ER</sub> (ns) ENABLE ACCES AND RECOVERY TIME		CONDITIONS (See standard test load)					
					MAX		<b>R1</b> (Ω)	- 1	R2 (Ω)		
6300-1, 6301-1			55				30		enoisibne	ng C	iperati
6305-1, 6306-1	600	W.	60	-			30			-	
6308-1, 6309-1	MINA		70				30	PARAME			
6330-1, 6331-1	(FE1193)		50				30				
6336-2	4.75		70				30		ply voltage		
6340-1, 6341-1	- 0		70				30		rating free-air tem		
6341-2			55				30			SANGER CONTRACT	
6348-1, 6349-1			70				30		300		600
6349-2			55			Conditions	30		300	Ols	600
6352-1, 6353-1	0.004/000		60				30				
6353-2	CRIES		50			TEST CON	30		PARAMETER		
6388-1, 6389-1	XAM I	THE STREET	70				30				
	8.0		55				30		level input voltage		
6389-2							40		-level input voltage		
6389-2 6380-1, 6381-1			90								
	a.r=		70			11 = -18	30		clamp voltage		

**Over Military Operating Conditions** 


DEVICE TYPE	t <sub>AA</sub> (ns) ADDRESS ACCESS TIME			t <sub>EA</sub> AND t <sub>ER</sub> (ns) ENABLE ACCES AND RECOVERY TIME			CONDITIONS (See standard test load)		
v as	2.4	MAX			MAX	-0	R1 (Ω)	P P	12 (Ω) O
5300-1, 5301-1		75	-3.290	NO MO	40				
5305-1, 5306-1	-100	75		Van-V	40				
5308-1, 5309-1	100	80		VO = 0.5V	× 40 = 00		tate output current		
5330-1, 5331-1		60		VO = 2.4V	40				
5336-2	100	80		VQ = 2.4V	×40 = 00		n collector output d		
5340-1, 5341-1		80		Va.a = <sub>0</sub> V	40				
5341-2	-2090	70		A0 = 0A	40 00		at short-oircuit our		
5348-1, 5349-1	125	80		16, 166,	40		075		750
5349-2	130	70		0' .00'	40		375		750
5352-1, 5353-1	130	75		0' .80'	40				
5353-2	ar	65		80' .50'	×30 = 00				
5388-1, 5389-1	dar	100		40, 41, 4	40				
5389-2	155	70 100			11A 40 house		by current		
5380-1, 5381-1	175	125		'52, '53	me 40 etuctua				
5380-2	170	90 MM		68, 98,	40				
5381-2	170	70		00 100	40				


53/6331






53/6301






53/6306

Typical I<sub>CC</sub> vs Temperature




Typical TAA vs Temperature




53/6309

Typical I<sub>CC</sub> vs Temperature




Typical T<sub>AA</sub> vs Temperature




53/6349







TA -AMBIENT TEMPERATURE-°C


### Typical TAA vs Temperature




### 53/6353











NOTE: Typical characteristic curves are for three-state devices. Equivalent open collector devices decrease in I<sub>CC</sub> approximately 10 mA and increase in T<sub>AA</sub> approximately 6 ns.

### **Switching Test Load**

### **Definition of Timing Diagram**



**Definition of Waveforms** 



NOTES: 1. Input pulse amplitude 0V to 3.0V.

- 2. Input rise and fall times 2-5ns from 1.0V to 2.0V.
- 3. Input access measured at the 1.5V level.
- 4. t<sub>AA</sub> is tested with switch S<sub>1</sub> closed, C<sub>L</sub> = 30pF and measured at 1.5V output level.
- 5. For open collector devices. TEA and TER are measured at the 1.5V output level with S<sub>1</sub> closed and C<sub>1</sub> = 30pF.
- 6. For three-state devices, TEA is measured at the 1.5V output level with C<sub>L</sub> = 30pF. S<sub>1</sub> is open for high impedance to "1" test and closed for high impedance to "0" test.

TER is tested with  $C_L$  = 5pF.  $S_1$  is open for "1" to high impedance test, measured at  $V_{OH}$  – 0.5V output level;  $S_1$  is closed for "0" to high impedance test measured at  $V_{OL}$  + 0.5V output level.

### **Commercial Programmers**

Monolithic Memories PROMs are designed and tested to give a programming yield greater than 97%. If your programming yield is lower, check you programmer. It may not be properly calibrated. (See Figure 1).

Programming is final manufacturing—it must be quality-controlled. Equipment must be calibrated as a regular

PROM PROGRAMMING EQUIPMENT INFORMATION

SOURCE AND LOCATION

Data I/O Corp. P.O. Box 308 Issaquah, WA 98027

Kontron Electronic, Inc. 630 Price Ave. Redwood City, CA 94036 routine, ideally under the actual conditions of use. Each time a new board or a new programming module is inserted, the whole system should be checked. Both timing and voltages must meet published specifications for the device.

Remember—The best PROMs available can be made unreliable by improper programming techniques.

Digelec Inc.
7335 E. Acoma DR Suite 103

Scottsdale, AZ 85260

# NiCr PROM Programming Instructions 53/63XX

### **Description**

The 53/63XX Generic PROM Family is manufactured with outputs high in all storage locations. To make an output low at

### Programming Procedure (See Figure 1)

- 1. Apply the desired address to the inputs.
- 2. Enable Inputs may be left at any state. \*
- 3. Apply 5.5V to VCC.
- Apply V<sub>PP</sub> to the program pin. (This step is not used on the 32x8 PROM) \*
- 5. Apply VOLIT to the output to be programmed.
- 6. Remove Vout
- 7. Remove Vpp.
- 8. Verification may be performed after each bit or word or after completing the programming of all memory locations.

In order to avoid misprogramming the PROM only one output at time is to be programmed. Outputs not being programmed should be connected to  $V_{CC}$  via 5K  $\Omega$  resistors.

\* The 5330/1 and 6330/1 do not have a program pin. For these devices the output only is used in programming a particular selected bit and the device must be in the disabled state. A particular word, a nichrome fusible link must be opened. This procedure is called programming.

### Verification Procedure (See Figure 2)

- 1. Enable the device.
- 2. To verify low-state:
  - 2A. Apply an address where the output should be low.
  - 2B. Apply 4.2V to VCC.
  - 2C. Load the output with IOL = 12 mA.
  - 2D. Check that the output is less than 0.8V.
- 3. To verify High-state:
  - 3A. Apply an address where the output should be high.
  - 3B. Apply 6V to VCC
  - 3C. Load the output with  $I_{OH} = -0.3$  mA.
  - 3D. Check that the output is higher than 4.5V.

### Programming Parameters Do not test these parameters or you will program the device.

SYMBOL	PARAMETER	CONDITIONS TA = +25° C	FIGURE	MIN	LIMITS	MAX	UNIT
t <sub>R</sub>	Slew rate of Programming Pulses†			0.3	ALTHER.	0.5	V/μs
VCCP	VCC During Programming			5.4	5.5	5.6	V
	Maximum Duty Cycle				XXXXXXXXX	25	%
V <sub>PP</sub>	Programming Voltage on Program Pin*		1	27		33	V
VOUT	Programming Voltage on Output Pin *		1	20		26	V
t <sub>D1</sub>	Delay between VPP and VOUT	A10:	1	0	10	20	μs
t <sub>D2</sub>	emenonii.	primity moltability	Financia, Va	0	0.5	1	
tp	Pulse width of VOUT		1	10		40	μs
VOLV	VOL during verification	Chip enabled IOL = 12 mA VCC = 4.2V	2			0.8	V
VOHV	VOH during verification	Chip enabled IOH = 0.3 mA VCC = 6V	2	4.5	programmi	ed of each il	V

<sup>\*</sup>Voltage supply must be capable of supplying at least 240 mA.

<sup>†</sup>Leading edge of VPP and VOUT

### NiCr PROM Programming Instructions 53/63XX





Figure 1. Programming Timing Diagram



### **Optimized Programming Algorithm**

- 1. Pulse all fuses to be programmed with single, minimum voltage programming pulses (line 1 in the table).
- Verify all fuses at low VCC (4.2V). During this step, unprogrammed fuses are pulsed up to eight more times (see table).
- 3. Re-verify at low VCC (4.2V) and high VCC (6V).

PULSE NUMBER	PROGRAM PIN VOLTAGE	OUTPUT VOLTAGE
1 to 3	27V	20V
4 to 6	30V	23V
7 to 9	33V	26V

### Generic ROM sa/saxx-1 sa/saxx-2

### Introduction **Military Products Division PROM** POM program store **Character Generators** PLE PAL®/HAL® Circuits HMSI™ **FIFO Memory Support Series Arithmetic Elements and Logic** Multipliers/Dividers Interface **General Information Package Drawings** Representatives/Distributors

### **Generic ROM** 52/62XX-1 52/62XX-2

### Features/Benefits

- . High bit density up to 16K
- . PNP inputs for low input current
- High speed Schottky technology
- · Open collector or three state outputs

### **Applications**

- Character generator
- Look up table
- Microprocessor program store
- Microprogram store
- Random logic
- Code converter

### **Description**

The 52/6200 series generic ROM family is available in sizes from 8K through 16K bits. The 8-bit-wide ROMs are available as 1Kx8 and 2Kx8 organization. Additional 9-bit and 10-bit-wide output configurations are available for custom logic or character generator applications.


### **Generic ROM Selection Guide**

	MEMORY		DACK	(405	DEVICE	TYPE	
SIZE	ORGANIZATION		PACK	AGE	COMMERCIAL	MILITARY	
-344		OC	9468459	F24	6280-1	5280-1	
A WORLD		TS	SERVICE SERVICE	F24	6281-1	5281-1	
0100	1024x8	OC	OC J24	F4-24	6280-2	5280-2	
8192	1024x8	TS	J24	F4-24	6281-2	5281-2	
	pentuly 1	OC	51-411 1 - 511 97	F24	6282-1	5282-1	
THE PART OF CASE OF THE		TS		F24	6283-1	5283-1	
0010	10040	ОС	J24	04	6260-1	5260-1	
9216	1024x9	TS		6261-1	5261-1		
10040	100410	ОС		04	6255-1	5255-1	
10240	1024x10	TS	J	24	6256-1	5256-1	
10000	11500	ОС		04	6290*	5290*	
10368	1152x9	TS	J	24	6291*	5291 *	
10004	00400	ОС		0.4	6275-1	5275-1	
16384	2048x8	TS	J	24	6276-1	5276-1	

<sup>\*</sup> Detailed information in section 5 (character generators)



### **Pin Configurations**



Pin Configurations

### **Absolute Maximum Ratings**

Supply Voltage, V <sub>CC</sub>	٧
Input Voltage	V
Off-state output voltage5.5	V
Storage temperature	0

### **Operating Conditions**

SYMBOL	PARAMETER	MILITARY MIN NOM MAX	COMMERCIAL MIN NOM MAX	UNIT
Vcc	Supply voltage	4.5 5 5.5	4.75 5 5.25	V
TA	Operating free-air temperature	-55 125	0 75	°C


### **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITIONS 100	MIN TYP MAX	UNIT
VIL	Low-level input voltage	fort	(ar) 40	0.8	V
VIH	High-level input voltage	la -	Fil so	2	V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA	-1.5	V
IIL	Low-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 0.45V	-0.25	mA
Iн	High-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.4V	40	μΑ
I <sub>I</sub>	Maximum input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 5.5V	1.0	mA
VOL	Low-level output voltage	V <sub>CC</sub> = MIN	MIL I <sub>OL</sub> = 8mA '75, '76, '80, COM I <sub>OL</sub> = 10mA '81, '82, '83	0.5	
·OL		$V_{IL} = 0.8V$ $V_{IH} = 2V$	MIL IOL = 6mA '55, '56, '60, '61	0.0	V
VOH	High-level output voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$ $V_{IH} = 2V$	MIL $I_{OH} = -1mA$ COM $I_{OH} = -2mA$	2.4	V
lozL	Coff abote a standard and a second	$V_{CC} = MAX$ $V_{O} = 0.5V$	'80, '81, '82, '83, '55, '56, '60, '61 '75, '76	-50 -100	μΑ
lozh	Off-state output current	$V_{CC} = MAX$ $V_{O} = 2.4V$	'80, '81, '82, '83, '55, '56, '60, '61 '75, '76	50 100	μΑ
CEX	Open collector output current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 2.4V	100	μΑ
los	Output short-circuit current	$V_{CC} = 5.0V$	$V_O = 0V$	-20 -90	mA
	10 po ps	V <sub>CC</sub> = MAX, All inputs	'55, '60 (4.15) (56, '61)	165 175	
lcc	Supply current	grounded All outputs	'82 '83 La Carlo	113 155	mA
		open	75, 76	113 155	

### **Switching Characteristics**Over Operating Conditions


DEVICE TYPE	t <sub>AA</sub> (ns) ADDRESS ACCESS TIME	t <sub>EA</sub> (ns) ENABLE ACCESS TIME	t <sub>ER</sub> (ns) ENABLE RECOVERY TIME	CONDITIONS (See standard test load		
	MAX	MAX	MAX	<b>R1</b> Ω	<b>R2</b> Ω	
6255-1, 6256-1	100	70	40			
5255-1, 5256-1	150	80	45	750	4500	
6260-1, 6261-1	100	70	40	750	1500	
5260-1, 5261-1	150	80	45			
6275-1, 6276-1	110	40	40			
5275-1, 5276-1	120	50	50			
6280-1, 6281-1	80	70	45			
5280-1, 5281-1	140	90	50	560	1110	
6280-2, 6281-2	55	30	30			
5280-2, 5281-2	75	35	35			
6282-1, 6283-1	80	70	45			
5282-1, 5283-1	140	90	50			

### **Standard Test Load**




Input Pulse Amplitude Input Rise and Fall Times 5ns from 1.0V to 2.0V Measurements made at 1.5V

### **Definition of Waveforms**



**Address Access Time** 



**Enable Access Time and Recovery Time** 

### Switching Characteristics

Over Operating Conditions

1110			

### Standard Test Load

Input Pulse Amplitude Input Rise and Fall Times Sns from 1,0V to 2,0V


Definition of Waveforms



omiT associal associa

Inable Access Time and Recovery Time

CHARACTER GEMERATORS



### **CHARACTER GENERATORS**

Character	Generator Selection Guide	5-3
50/6055	5x7 Character Generator RS64	5-7
51/6155	5x7 Character Generator RS64	5-7
6056	5x7 Character Generator CS64	5-8
6156	5x7 Character Generator CS64	5-8
6071	7x9 Character Generator RS64	5-9
6171	7x9 Character Generator RS64	5-9
6061	5x7 Character Generator RS128	5-10
6161	5x7 Character Generator RS128	5-10
6072	7x9 Character Generator RS128	5-12
6172	7x9 Character Generator RS128	5-12
52/6290	7x9 Custom Character Generator RS128	5-15
52/6291	7x9 Custom Character Generator RS128	5-15
52/6292	7x9 Custom Character Generator RS128	5-15
52/6293	7x9 Custom Character Generator RS128	5-15

### Features/Benefits

- 100 ns max. access time
- Low power dissipation—500 mW
- Standard packaging-18 pin dip/24 pin dip
- · Single 5 volt supply
- 64/128 characters in one package
- Open collector or three-state

### **Applications**

- CRT displays
- Printing calculators
- LED arrays
- Typesetting

### **Description**

The intended application for these devices is the generation of 64 or 128 ASCII alpha-numeric characters utilizing a read out system which generates the characters either horizontally or vertically, one word line at a time.

### **Character Generator Selection Guide**

GENERIC	CHARACTERS		MATRIX	COAN	COMMERCIAL		MILI	TARY	PKG
PART NO.	NO.	TYPE	MATRIX	SCAN	ОС	TS	ОС	TS	PKG
6055			5 x 7	Row	6055	6155	5055	5155	J18
6056 †	64	ASCII	5 x 7	Column	6056	6156	* 108	nuo*non	J24
6071			7 x 9	Row	6071	6171	*ine	nuo *uqn	J24
6061.†			5 x 7	Row	6061	6161	*109	nua *ugn	mumi
6062 †	128	ASCII	5 x 7	Column	6062	6162	*	*	J24
6072		NE 1,60	7 x 9	Row	6072	6172	*	*	
6290	128	Custom	7 x 9	Row	6290	6291	5290	5291	J24
6292	120	Custom	9 x 9	Row/Column	6292	6293	5292	5293	324

<sup>\*</sup> For military versions of these Character Generators contact the factory.

### **Pin Configurations**

1	A7	~	V <sub>CC</sub> 18	1 A <sub>7</sub>	~	V <sub>CC</sub> 24	1 A <sub>7</sub>	-	V <sub>CC</sub> 24	1 A <sub>0</sub>	~	Vcc	24
2	A <sub>6</sub>		A <sub>8</sub> 17	2 A <sub>6</sub>		A <sub>8</sub> 23	2 A <sub>6</sub>		A <sub>8</sub> 23	2 A <sub>10</sub> (NC)		A <sub>1</sub>	23
3	A <sub>5</sub>		E <sub>2</sub> 16	3 A <sub>5</sub>		NC 22	3 A <sub>5</sub> XA		A9 22	3 A9		A <sub>2</sub>	22
4	A4		E <sub>1</sub> 15	4 A4		Ē <sub>1</sub> 21	4 A4		E <sub>1</sub> 21	4 A <sub>8</sub>		A3	21
5	A3	6055	01 14	5 A <sub>3</sub>		E <sub>2</sub> 20	5 A <sub>3</sub>		E <sub>2</sub> 20	5 A <sub>7</sub>		X E1	20
6	A <sub>0</sub>		02 13	6 A <sub>2</sub>	6056	E <sub>3</sub> 19	6 A <sub>2</sub>	(6061) 6062	E <sub>3</sub> 19	6 A <sub>6</sub>	(6071) 6072	E <sub>2</sub>	19
7	A <sub>1</sub>		03 12	7 A <sub>1</sub>		E <sub>4</sub> 18	7 A <sub>1</sub>	muani IIA	E <sub>4</sub> 18	7 A <sub>5</sub>	laou8	NC	18
8	A <sub>2</sub>		04 11	8 A <sub>0</sub>		NC 17	8 A <sub>0</sub>		NC 17	8 A4		NC	17
9	GND		05 10	9 01		07 16	9 01		(NC)O <sub>7</sub> 16	9 01		07	16
				10 02		06 15	10 O <sub>2</sub>		(NC)O <sub>6</sub> 15	10 02		06	15
				11 03		05 14	11 03		05 14	11 03		05	14
* ^	IC = no	connect	ion	12 GND		04 13	12 GND		04 13	12 GND		04	13

TWX: 910-338-2376

2175 Mission College Boulevard, Santa Clara, CA 95050 Tel: (408) 970-9700 TWX: 910-338-2374



<sup>† &</sup>quot;OR" enable = E1 E2 + E3 E4

### **High Speed Character Generators**

### **Absolute Maximum Ratings**

Supply Voltage, VCC
Input Voltage
Off-state output voltage
Storage temperature65° to +150°C

### **Operating Conditions**

SYMBOL	PARAMETER TOO #		NOM		11107 6 50	MMER NOM		UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air temperature	-55	et water	125	0	genual	75	°C

### **Electrical Characteristics** Over Operating Conditions


SYMBOL	PARAMETER	vertically, one won	TEST CONDITIONS	tor Selac	MIN TYP	UNIT	
VIL	Low-level input voltage	ia inggarage I		20270404	in Lawrence	0.8	V
VIH	High-level input voltage	27 2/3	MATRIX SCAN	BOAK O	2	50	
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA		Paris	-1.5	V
IIL	Low-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 0.45V	ASCII	a + aaoa	-0.25	mA
ΊΗ	High-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.4V		1.209	40	μΑ
I <sub>I</sub>	Maximum input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 5.5V		1,1808	1	mA
	* * 124	6062 6162	MIL I <sub>OL</sub> = 8mA	'55, '56,	1 1 2808		
Va	Low-level output voltage	V <sub>CC</sub> = MIN	COM I <sub>OL</sub> = 10mA	'61, '62	8072	0.5	V
VOL	VOL 2004-ever output voltage	V <sub>IL</sub> = 0.8V V <sub>IH</sub> = 2V	I <sub>OL</sub> = 6mA	'71, '72	8290 15 8292 15		
Vон	High-level output voltage	V <sub>CC</sub> = MIN V <sub>IL</sub> = 0.8V	MIL I <sub>OH</sub> = -1mA	42 63 + 53 4	2.4		V
S nov	ALD RELAY	V <sub>IH</sub> = 2V	COM IOH = -2mA		III any		-47
lozL	*(3) [11 6 <sub>10</sub> (NC)*	V <sub>CC</sub> = MAX	'55, '56, '61, '62	- Pro-	1 100	-50	μΑ
·OZL	Off-state output current	V <sub>O</sub> = 0.5V	'71, '72	07 22	177 8n	-100	pr.
IOZH	64 E E E	$V_{CC} = MAX$ $V_{O} = 2.4V$	'55, '56, '61, '62 '71, '72	A L	[E] 23	100	μΑ
CEX	Open collector output current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 2.4V	A Line	Total Inch	aa100	μΑ
los	Output short-circuit current	V <sub>CC</sub> = 5V	V <sub>O</sub> = 0V	*	-20	-90	mA
	9072	V <sub>CC</sub> = MAX	Open collector	1	F. J.	170	100 E
CC	Supply current	All inputs grounded All outputs open	Three state	E to	180	mA	

### Switching Characteristics 1000-100100 leto0 vd nothiludet

Over Operating Conditions


DEVICE TYPE	ADDRESS A	CCESS	tEA(ns) ENABLE ACCESS TIME	tER(ns) ENABLE RECOVERY TIME	(See standard test load)	
7 4	MAX	6 0	MAX	MAX A B B	<b>R1</b> Ω	R211
6X55,6X56,6X61,6X62	Δ Δ Δ 100	A A 0	70	45	560	1100
5055, 5155	A A A 175	A A or	90	50	500	1100
6X71, 6X72	A A 125	26 🛆 🛆	75	40	750	1500


### Standard Test Load



Input Pulse Amplitude 3.0V Input Rise and Fall Times 5ns from 1.0V to 2.0V Measurements Made at 1.5V

### **Definition of Waveforms**





Enable Access Time and Recovery Time

### Tabulation by Octal Select-Code

#### 64 ASCII Characters

#### 128 ASCII Characters

	10	4	0	2	4	-	0	7
	-			7		5	_	_
0	(0)	A	В	С	D	E	F	G
10	Н	1	J	K	L	M	N	0
20	P	Q	R	S	Т	U	٧	W
30	Х	Υ	Z	[	1	]	1	4
40		!	"	#	\$	0/0	&	,
50	(	)	*	+	,	_		1
60	0	1	2	3	4	5	6	7
70	8	9		:	<	=	>	?

The Character \$ is addressed by the octal code 44

Row Scan 6061, 6072 Column Scan 6062

# 0 1 2 3 4 5 6 7 0 \( \triangle \tri

### Example:

100 @ A B C D E F G

8 9 : ; < = > ?


140 'a b c d e f g 150 h i j k l m n o 160 p q r s t u v w

160 p q r s t u v w 170 x y z { | | | | ~ \( \triangle \)


 $\triangle$  This ASCII code represents a control character. For the corresponding display character see the detailed data sheet.

### Generation of the Letter "F"

Using Column Scan



#### Using Row Scan



A "Filled	In"	Square	Represents	a	Low	Memory	Output
-----------	-----	--------	------------	---	-----	--------	--------

ASCII INPUT ADDRESS	A <sub>5</sub> A <sub>4</sub> A <sub>3</sub> 0 0 0	0 0 1	0 1 0	0 1 1	1 0 0	1 0 1	gA jA gA 10 10 00	ASCII 1MPLIT 1 AODRESS
A <sub>8</sub> A <sub>7</sub> A <sub>6</sub> 0 0 0	0504030201	0504030201	0504030201	0504030301	0504030201	0504030201	0504030201	0504030301
0 0 1								
0 1 0								
0 1 1								
1 0 0								
1 0 1								
1 1 0								
101110								

A "Filled In" Square Represents a Low Memory Output	1	"Filled	In"	Square	Represents	a	Low	Memory	Outpu
---	---	---------	-----	--------	------------	---	-----	--------	-------

ASC INPU ADDRE	IT	A <sub>5</sub> A <sub>4</sub> A <sub>3</sub> 0 0 0	0 0 1	0 1 0	0 1 1	1 0 0	1 0 1	gA sA sA 10 10 00	ASCH TUTUT ADDRESS
	A <sub>6</sub>	O1							
0 0	1	O1							
		01							
0 1000	100000	O <sub>1</sub>							
1 0	0	01 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1							
1 0		O <sub>1</sub>							
1.1	0	O <sub>1</sub>							
1 1	1	O <sub>1</sub>							

### A "Filled In" Square Represents a Low Memory Output

ASCII INPUT ADDRESS	A <sub>6</sub> A <sub>5</sub> A <sub>4</sub> 0 0 0	0 0 1	0 1 0	0 1 1	1 0 0	1 0 1	1 1 0	1 1 1
A <sub>9</sub> A <sub>8</sub> A <sub>7</sub> 0 0 0	07060504030201	07060504030201	0,7060504030201	0,7060504030201	07060504030201	07060504030201	0,7060504030201	07060504030201
0 0 1								
0 1 0								
0 1 1								
1 0 0								
1:001								
1=1=0								0 0 0 0 0 0 0

A "Filled In" Square Represents a Low Memory Output

ASC INP ADDF	UT	A <sub>5</sub> A <sub>4</sub> A <sub>3</sub> 0 0 0	0 0 1	0 1 0	0 1 1	1 0 0	1 0 1	1 1 0	ASCII INPUT
A <sub>9</sub> A <sub>8</sub> 0 0	A <sub>7</sub> A <sub>6</sub> 0 0	0504030301	0504030201	0504030201	0504030201	0504030301	0504030201	0504030201	0504030201
0 0	0 1	(BS)*	(HT)*	(LF)*	(VT) *	(FF)*	(CR)*	(SO)*	(SI)*
0 0	10	(DLE)*	(DC1) *	(DC2)*	(DC3) *	(DC4)*	(NAK) *	(SYN)*	(ETB)*
0 0	101	(CAN)*	(EM)*	(SUB)*	(ESC) *	(FS)*	(GS) *	(RS)*	(US)*
0 1									
0 1	0 1								
0 1	1 0								
0 1	1 1								

<sup>\*</sup>The letters in parenthesis identify the control code corresponding to the appropriate pictorial represention.

These representations were obtained from the USASI X 3.2 Code Practice Manual.

A "Filled In" Square Represents a Low Memory Output

	AS			A <sub>5</sub> A <sub>4</sub> A <sub>3</sub> 0 0 0	ro 00 1	0 0 1 1 0	0 1 1 1	1 0 0	10001	A aA aA 0 10 10 0	ASCII 1 PPUF ADDRESS
1	A <sub>8</sub> 0	0	10 10	0504030201	0504030301	0504030201	0504030301	0504030201	0504030201	0504030201	0504030201
1	0	0	1								
1	0	100	0								
1	0	1	1								
	1		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0								
1	000000000000000000000000000000000000000	0	0000001								
1000		00									
1	1	1	1								(DEL)*

5

### A "Filled In" Square Represents a Low Memory Output

	CII PUT RES	s	A <sub>6</sub> A <sub>5</sub> A <sub>4</sub> 0 0 0	0001	0010	0 1 1	1 0 0	1 00 01	1 1 0	ASCII 1 INDUI 1 ACCIEESS
A <sub>10</sub> A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>		07060504030201	07060504030201	07060504030201	07060504030201	07060504030201	(ACK) *	07060504030201
0 0	0	1	(BS)*	(HT)*	(LF)*	(VT)*	(FF)*	(CR)*	(SO)*	(SI)*
0 0	1	0	(DLE)*	(Dc1)*	(DC2)*	(DC3)*	(DC4)*	(NAK)*	(SYN)*	
0 0		1	(CAN)*	(EM)*	(SUB)*	(ESC)*	(FS)*	(GS)*	(SX) *	(Us)*
0 1		0								
0 1	0	1								
0 1	1	0								
0 1	1	1								

<sup>\*</sup>The letters in parenthesis identify the control code corresponding to the appropriate pictorial represention.

These representations were obtained from the USASI X 3.2 Code Practice Manual.

### A "Filled In" Square Represents a Low Memory Output

ASCII INPUT ADDRESS	A <sub>6</sub> A <sub>5</sub> A <sub>4</sub> 0 0 0	0 0 1	0 1 0	0 1 1	1 0 0	1 0 1	1 1 0	1 1 1
A <sub>10</sub> A <sub>9</sub> A <sub>8</sub> A <sub>7</sub> 1 0 0 0	07060504030201	07060504030201	07060504030201	07060504030201	07060504030201	0,060504030201	07060504030201	07060504030201
1001								
1010								
1011								
1 1 0 0								
1 1 0 1								
1 1 1 0								
1111								(DEL)*

1 "Filled In" Square Represents a Low Memory Output

1 1							
		00000000				80000080	
					DEDDOMO		
		#5050#0 #5080#1		0000000			
					SOUDDES		
	*DUDDE						
					0000000	2000000	
		SHEEDSHE				*****	
					DOSESSO		
					*******		
				0000000			
				# C C C C C C			
					00000000		
		0000000					
					DOSSEDO		
			0.0000000 00#55#C		0000000		
					0220000		
			0000000				
				0000000			
					DESCRIPTION		
			0000000			DESCOSS	
				0000000			
						DMDDDDDM	
						0000000	

### **High Speed Custom Character Generators** 52/6290 52/6291 52/6292 52/6293

### Features/Benefits

- Schottky—high speed 10MHz
- Specifically designed for custom 7 x 9 row scan and 9 x 9 font character generators
- Up to 128 characters in one package
- Low power dissipation—500mW
- Standard packaging—24 pin dip
- · Single 5 volt supply
- 125 ns max. access time

### **Applications**

- . A single package high speed bipolar replacement for slow multiple package MOS character generators
- CRT displays
- Printing calculators
- LED arrays
- Typesetting
- Navigation systems

### Description

A 7 x 9 font row scan character has 7 outputs and 9 rows per character. The character is formed one row at a time. 9 words of a ROM with 7 outputs per word are required for each character. 128 characters required on 1152 x 7 ROM which is the size of the 5290/1, 6290/1. For custom column scan 7 x 9 characters consult the standard bipolar 7 x 9 character generator data sheet.

### Pin Configuration

5290/1, 6290/1 (7 x 9 Row Scan)



A 9 x 9 font character has 9 outputs and 9 rows of columns per character depending upon whether we are forming a row or column scan. 9 words of a ROM with 9 outputs per row are required for each character. 128 characters require an 1152 x 9 ROM which is the 5292/3, 6292/3.

A3. A2. A1, and A0 pins are used to scan through the 9 ROM words per character. This is usually implemented by "short counting" a 4-bit binary counter so that it counts from 0000 to 1000 (9 counts) continuously (See applications section). A4 thru A10 are used to pick one of the 128 characters. A4 is the least significant binary digit and A<sub>10</sub> is the most significant binary digit. The enable E1, and E2 must both be low to activate the part. A disabled part (E1 or E2 high) has high memory outputs permitting wire ORing or blanking.

### **Custom Font**

It's easy to go from custom font to the punched card or tape format preferred by Monolithic Memories Inc. Several examples are shown. We have arbitrarily assumed that a character is formed by a series of low memory outputs in a background of high memory outputs. The assumption, of course can be reversed.

### **Selection Guide**

COMM	ERCIAL	MILI	TARY	MATRIX	CCAN	CHARACTE	
oc	TS	oc	TS	MAIRIX	SCAN	NO.	TYPE
6290	6291	5290	5291	7×9	Row	128	Custom
6292	6293	5292	5293	9 x 9	Row/ Column	120	Custom

5292/3, 6292/3 (9 x 9 Row or Column Scan)

				10.50
1	A0	Vcc	24	
2	A <sub>10</sub> Inemus fugit	A1	23	
/ 3	Ag	A <sub>2</sub>	22	
4	As memus diustio-in	A3	21	
5	A <sub>7</sub>	Ē1	20	
A 6	A <sub>6</sub>	E <sub>2</sub>	19 48	
7	A <sub>5</sub>	09	18	
8	A4	08	17	
9	01	07	16	
10	02	06	15	
11	03	05	14	
12	GND	04	13	

Note 1): A0, A1, A2, A3 are used for the character scan. 2): Both enables must be low to advance the device.

TWX: 910-338-2376

page nem

\* 125 na max, access time

#### **Absolute Maximum Ratings**

Supply Voltage, VCC	7V
Input Voltage	
Off-state output voltage	5.5V
Storage temperature	65° to +150°C

#### **Operating Conditions**

SYMBOL	character depending upon whether we are forming column sPARAMPA of a ROM with 8 cutputs of the column specific content 108 characters to the column specific content to the column specific content to the column specific content con	0 x 0 bns ns		NOM		A. Market		CIAL	UNIT
VCC	Supply voltage 1998 8 9988 art at hollow MOR		4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air temperature		-55		125	0	qieelb	75	°C

#### **Electrical Characteristics** Over Operating Conditions


SYMBOL	PARAMETER	r disabled part (E1 mitting wire ORing	EST CONDITIONS	eed bipolar repis naracter general	MIN TYP	MAX	UNIT
VIL	Low-level input voltage	Lustom Font			amisius	0.8	V
VIH	High-level input voltage	format preferred by			2	arays	CEL
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA			-1.5	V
id IIIo ear	Low-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 0.45V		2010125	-0.25	mA
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.4V		93	40	μΑ
1	Maximum input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5V	see has 7 output Inned one row at	W scart chara	on man	mA
VOL	Low-level output voltage	V <sub>CC</sub> = MIN V <sub>IL</sub> = 0.8V V <sub>IH</sub> = 2V	I <sub>OL</sub> = 6mA	rd are required to \$2 x 7 ROM which column scan 7 x		0.5	ROM SOON
VOH	High-level output voltage	V <sub>CC</sub> = MIN V <sub>IL</sub> = 0.8V V <sub>IH</sub> = 2V	MIL $I_{OH} = -1mA$ COM $I_{OH} = -2mA$	oo won e x tj t	2.4		V
lozL	04 -1-1 1- 1- 1- 1- 1- 1- 1- 1- 1- 1- 1	V <sub>CC</sub> = MAX	V <sub>O</sub> = 0.5V	Vec 12	0A 112	-100	μΑ
lozh	Off-state output current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 2.4V	A IA	or A L	100	μΑ
CEX	Open collector output current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 2.4V	i sa	64	100	μΑ
los	Output short-circuit current	V <sub>CC</sub> = 5V	V <sub>O</sub> = 0V	Light Company	-20	-90	mA
	A7 E1 20	V <sub>CC</sub> = MAX	Open collector	8, 13	(5) Ay.	170	
lcc	Supply current	All inputs grounded All outputs open	Three state	Eggina No. 1	S Ac	180	mA

#### **Switching Characteristics**

**Over Operating Conditions** 

DEVICE TYPE	tAA(ns) ADDRESS ACCESS TIME	tEA(ns) ENABLE ACCESS TIME	tER(ns) ENABLE RECOVERY TIME
-0 -0 -0 -0 ld	MAX	MAX	MAX
6290/1, 6292/3	125	75	40
5290/1, 5292/3	150	85	50


#### **Standard Test Load**



0 8 8 0 0 0 8 H J J K H H

Input Pulse Amplitude 3.0V Input Rise and Fall Times 5ns from 1.0V to 2.0V Measurements Made at 1.5V 5

#### **Definition of Waveforms**



**Address Access Time** 

Enable Access Time and Recovery Time



NOTE:

A high voltage on the data out lines is signified by an "I". The word low voltage on the data out lines is signified by an "I". The word low voltage on the second of the second second point of the second s

#### Custom Truth Table Coding-5290/1, 6290/1

#### 7 x 9 ROW SCAN

The characters \$, &, \*, are shown below along with the ROM coding. A "filled in" dot is arbitrarily coded with a low (L)

	-	СНА	RAC	TEF	1	MIT					201	ROM			OL	JTPL	JTS				24)	F	ON.	Т		
		S	ELE	СТ	7	CAM					70	WORD	07	06	05	04	03	02	01	07	06	05	04	03	02	01
A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>		A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>				0	15				8/23						
L	L	L	L	L	L	L		0	0	0	0	0	Н	Н	L	Н	L	Н	Н							
								0	0	0	1	1	Н	L	L	L	L	L	L							
							#	0	0	1	0	2	L	Н	L	Н	L	Н	Н	-						
							E	0	0	1	1	3	L	Н	L	Н	L	Н	Н	-				-		
							5	0	1	0	0	4	Н	L	L	L	L	L	Н			-		-		
							ARA	0	1	0	1	5	Н	Н	L	Н	L	Н	L			-		-		-
							CHARACTER	0	1	i	0	6	Н	Н	L	Н	L	Н	L			-		-		-
								0	1	1	1	7	L	L	L	L	L	L	Н			-			-	
							VO	1	0	0	0	ugal 8	Н	Н	L	Н	L	Н	Н					-		
L	L	L	L	L	L	Н	t.sv	ts et	s Ma	nent	1910	9	Н	L	L	Н	Н	Н	H							
											- 1	10	L	Н	Н	L	Н	Н	Н							
110												11	L	Н	Н	L	Н	Н	Н	-						
												12	Н	L	L	Н	Н	Н	Н							
							CH	HARA	CTE	R #2	<	13	Н	L	L	Н	Н	Н	Н							
											1	14	L	Н	Н	L	Н	L	Н							
												15	L	Н	Н	Н	L	L	Н						-	
												16	L	Н	Н	Н	Н	L	Н						-	
											1	17	Н	L	L	L	L	Н	L		-	-	-			-
Н	Н	Н	Н	Н	Н	Н	Ĭ					1143	Н	Н	Н	L	Н	H	Н	one	Ve		10	101	in	
												1144	L	Н	Н	L	Н	Н	L							-
					V							1145	Н	L	Н	L	Н	L	Н				-		-	
					A.							1146	Н	Н	L	L	L	Н	Н					-		
Dete	-						CH	IARA	CTE	7 #1	28	1147	Н	Н	Н	L	Н	Н	Н							
												1148	Н	Н	L	L	L	Н	Н							
200		-	1				1					1149	Н	L	Н	L	H	L	Н				-			
							1					1150	L	Н	Н	L	Н	Н	L							
				Samo		-	and I					1151	H	H	Н	L	Н	Н	Н				-			

#### Use of Custom Truth Table Form—5290/1, 6290/1

Truth table forms are available from Monolithic Memories upon request. For customers desiring to make their own forms an example is shown below coded to the 7 x 9 Row Scan example:

WORD				0	UTPU	TS		
NUMBER	PIN	16	15	14	13	11	10	9
		07	06	05	04	03	02	01
0		Н	Н	L	Н	L	Н	Н
1		Н	L	L	L	L	L	L
•		•	•				•	
•			•	•				
•		•	•	•	•	•	•	
1151		Н	Н	Н	L	Н	Н	Н

Address Access Time

NOTE

A high voltage on the data out lines is signified by an "H". A low voltage on the data out lines is signified by an "L". The word number assumes positive logic on the address pin so for example word 511 = HHHHHHHHHH.

#### 5

#### Custom Truth Table Coding-5292/3, 6292/3

#### 9 x 9 COLUMN SCAN

The characters \$, &, \*, can be seen in the font if this page is rotated 90° clockwise. A "filled in" dot is arbitrarily coded with a low (L).

#### 9 x 9 ROW SCAN

The 9 x 9 row scan translation would be similar to the 7 x 9 row scan previously shown except that there would be a 9 x 9 font for each character and outputs 8 and 9 in the ROM would be used and coded.

	C	HA			R			ROM				OU	TPI	JTS							F	ON	Т			
A <sub>10</sub>	A <sub>9</sub>		A <sub>7</sub>		A <sub>5</sub>	A <sub>4</sub>		WORD (DECIMAL)	09	08	07	06	05	04	03	02	01	09	08	07	06	05	04	03	02	01
L	L	L	L	L	L	L	1	8	Н	L	Н	Н	Н	L	L	Н	Н									
								7	Н	L	Н	Н	L	Н	Н	L	Н									
								6	Н	L	Н	Н	L	Н	Н	L	Н									
								5	L	L	L	L	L	L	L	L	L						-			
							CHARACTER #1	4	Н	L	Н	Н	L	Н	Н	L	Н									
							1	3	L	L	L	L	L	L	L	L	L						-			
								2	Н	L	Н	Н	L	Н	Н	L	Н									
								1	Н	L	Н	Н	L	Н	Н	L	Н									
								0	Н	Н	L	L	Н	Н	Н	L	Н									
L	L	L	L	L	L	Н	(	17	Н	Н	Н	Н	Н	Н	Н	Н	Н									
								16	Н	Н	Н	Н	Н	Н	L	Н	L									
								15	Н	Н	Н	Н	Н	Н	L	L	Н									
								14	Н	Н	Н	Н	Н	Н	L	Н	L									
118							CHARACTER #2	13	Н	L	L	L	L	L	Н	Н	L									
								12	L	Н	Н	L	L	Н	Н	Н	L									
								11	L	Н	Н	L	L	Н	Н	Н	L					-				
								10	L	Н	Н	L	L	Н	Н	L	Н									
								9	Н	L	L	Н	Н	L	L	Н	Н		-							
Н	Н	Н	Н	Н	Н	Н		1151	Н	Н	Н	Н	Н	Н	Н	Н	Н		П		П	П	П	П	П	
								1150	Н	L	Н	Н	Н	Н	Н	L	Н					П				
								1149	Н	Н	L	Н	Н	Н	L	Н	Н		П							
								1148	Н	Н	Н	L	Н	L	Н	Н	Н									Г
							CHARACTER #128	1147	L	L	L	L	L	L	L	L	L									
							1	1146	Н	Н	Н	L	Н	L	Н	Н	Н				-		-			
								1145	Н	Н	L	Н	Н	Н	L	Н	Н									
								1144	Н	L	Н	Н	Н	Н	Н	L	Н									
							- 1- 1 1 1 1 1 1 1 1 1 1 1	1143	Н	Н	Н	Н	Н	Н	Н	Н	Н									

#### Use of Custom Truth Table Form—5292/3, 6292/3

Truth table forms are available from Monolithic Memories upon request. For customers desiring to make their own forms an example is shown below coded to the 9 x 9 column scan example:

#### NOTE

A high voltage on the data out lines is signified by an "H". A low voltage on the data out lines is signified by an "L". The word number assumes positive logic on the address pin so for example word 511 = HHHHHHHHHH.

WORD					OL	JTPU	TS			
NUMBER	PIN	18	17	16	15	14	13	11	10	9
NOMBER		09	08	07	06	05	04	03	02	01
0		Н	Н	L	L	Н	Н	Н	L	Н
1		Н	L	Н	Н	L	Н	Н	L	Н
		•								
•	1	•	•	•	•		•	•		
•			•				•		0	
1151	1	Н	Н	Н	Н	Н	Н	Н	Н	Н

	90														
		頻		100											
											1				
											1				
										H					

. 0					

#### noisemeetal painebac

PLESP8AMJ883B

PROCES			

### Introduction

## Military Products Division 2

r shows the confidence of	PROM	3
of the device. For event	och viste trene	Services

		SHOW SERVED	STREET, SQUARE,
POR THE REAL PROPERTY.			

C	Cha	arac	cter	Gen	erat	ors	5
					CO. 10 10 10 10 10 10 10 10 10 10 10 10 10	COLUMN TO SERVICE AND ADDRESS OF THE PARTY O	

springer can use	adt daidu at	WORD has	eso.
PAL®/HA	L® Circ	uits	7

HMSI™	0
LINIOI I	

PLETM

FIFO	
FIFU	3

<b>Memory Support</b>	Series	10
-----------------------	--------	----

Arithmetic	Elements and	Logic	11
------------	--------------	-------	----

Multipliers/Div	viders
-----------------	--------

Interface 13

General Information 14

Package Drawings 15

Representatives/Distributors 1

aquations into a PROM truth table, which in turn is used to program the device.

#### PLE FUNCTION CHART

AAT		PART
23 ns		
en 88		
28 ns		

With PLEs the designer can form logic where any possible combination of input variables (addresses) can be transferred to say output variable.

Soft and the short wastest for grammable logic east fr.

A molithic Namories offers two forms of assembler software of facilitate chip design quickly, simply, and cost-effectively.

PALASM is the dedicated software to PAL PLEASM is the redicated software for PALEs. Each offers the designer an easy of aniable path to achieve his exact to tic design.


The residue specification for both programs is similar, thus the designer can go from a PALE to a PAL or vice versa with only minor can go from a PALE to a PAL or vice versa with only

PLEASM a FORTHAM IV computer program which assembles the PLE design specification by translating the designer's coclean equations into a PLE tuse pattern. The fuse pattern may be generated in a format compatible with either a PAL or PROM programmer.

PLEASM also contains a simulator which exercises the function able vectors in the logic equation. Several benefits result, errors are quickly spotted as inconsistencies between the sectors and the equations. Secondly, the simulator reports how completely the function table tests the device. Finally, the himulator translates the function table vectors to a set of test sectors, which allows functional testing after the device has

#### **Ordering Information**

#### PLE5P8AMJ883B



The PLE family part numbering is a unique method of keying important attributes of the device. For example, a PLE5P8CN would be a 5 input, 8 output, programming output polarity PLE, with a commercial temperature range and packaged in a plastic dip.

## PLE™ means Programmable Logic Element.

Joining the world of IdeaLogic™ is a new generation of high speed PROMs which the designer can use as *programmable logic elements*. The combination of PLEs as logic elements with PALs can greatly enhance system speed while providing almost unlimited design freedom.

By making the OR array programmable instead of the AND array as in PALs, PLEs complement PAL devices.

Basically, PLEs are ideal when a large number of product terms is required. On the other hand, a PAL is best suited for situations when many inputs are needed.

#### PRODUCT TERM AND INPUT LINES

	PLE	PAL
Product Terms	32 to 4096	2 to 8
Input Lines	5 to 12	10 to 20

Like PAL software, PLE assembly software is available in the form of PLEASM™. This software tool assembles the designer's

equations into a PROM truth table, which in turn is used to program the device.

#### PLE FUNCTION CHART

PART NUMBER	IN- PUTS	OUT- PUTS	PRODUCT TERMS	TYP.
PLE5P8A	5	8	32	9 ns
PLE10P4	10	4	1024	23 ns
PLE11P4	11	4	2048	28 ns
PLE12P4	12	4	4096	28 ns

With PLEs the designer can form logic where any possible combination of input variables (addresses) can be transferred to any output variable.

## Software that makes programmable logic easy.

Monolithic Memories offers two forms of assembler software to facilitate chip design quickly, simply, and cost-effectively.

PALASM is the dedicated software for PAL. PLEASM is the dedicated software for PLEs. Each offers the designer an easy and reliable path to achieve his exact logic design.

The design specification for both programs is similar, thus the designer can go from a PLE to a PAL, or vice versa with only minor code changes.

PLEASM is a FORTRAN IV computer program which assembles the PLE design specification by translating the designer's Boolean equations into a PLE fuse pattern. The fuse pattern may be generated in a format compatible with either a PAL or PROM programmer.

PLEASM also contains a simulator which exercises the function table vectors in the logic equation. Several benefits result. First, errors are quickly spotted as inconsistencies between the vectors and the equations. Secondly, the simulator reports how completely the function table tests the device. Finally, the simulator translates the function table vectors to a set of test vectors, which allows functional testing after the device has been fabricated.

PLE and PLEASM are trademarks of Monolithic Memories

# Programmable Logic Element - PLE™ Family

#### Features/Benefits

- Programmable replacement for conventional TTL logic
- . Reduces IC inventories and simplifies their control
- . Expedites and simplifies prototyping and board layout
- Saves space with .3 in SKINNYDIP® packages
- Programmed on standard PROM programmers
- Test and simulation made simple with PLEASM function table
- Low current PNP inputs
- Three state outputs

#### PLE Selection Guide

PART NUMBER	PKG	DESCRIPTION
PLE5P8A	J,N,F,W(20L)	5 input, 8 output, 32 term
PLE10P4	J,N,F(20L)	10 input, 4 output, 1024 term
PLE11P4	J,N,F (28L)	11 input, 4 output, 2048 term
PLE12P4	J,N,F(28L)	12 input, 4 output, 4096 term

( ) = Military Product

The entire PAL family is programmed on conventional PROM programmers with the appropriate personality cards and socket adaptors.

#### **PLEASM Software**

The PLEASM software is a powerful tool used for designing with PROMs as Programmable Logic Elements. PLEASM software is a computer program which assembles and simulates PLE design specifications. It also generates PLE truth tables in formats compatible with standard PROM programmers. The PLEASM software also provides these key features:

- Assembles Logic or Arithmetic equations into a PROM truth table.
- Provides HEX, BHLF and BNPF programming formats along with the hex check sum.
- Programming formats can be directly downloaded to standard PROM programmers.
- Reports design errors.


#### **Description**

The PLE family features common electrical parameters and programming algorithm, low current PNP inputs, full Schottky clamping and three state outputs.


Unused inputs are tied directly to V<sub>CC</sub> or GND. Terms with fuses blown assume the logical high state and terms connected to the outputs (unprogrammed fuse) assume the logic low state.

The PLE transfer function is the familiar OR of products. Like the PAL, the PLE has a single array of fusible links. Unlike the PAL, the PLE circuits have a programmable OR array driven by a fixed AND array (the PAL is a programmed AND array driving a fixed OR array).


#### **Pin Configurations**



PLE11P4



PLE12P4



PLE and PLEASM are trademarks of Monolithic Memories

TWX: 910-338-2376

Monolithic Memories



6 - 3

#### **Absolute Maximum Ratings**

Supply voltage V <sub>CC</sub> 0.5V t	to 7V
Input voltage1.5V t	to 7V
Off-state output voltage0.5V to	5.5V
Storage temperature range -65° C to + 19	50° C

## Operating Conditions

SYMBOL	PARAMETER	I'l, logle trol	MILITARY MIN NOM MAX	COMMERCIAL MIN NOM MAX	UNIT
Vcc	Supply voltage A9013 A9013 A	tuoyal	4.5 5 5.5	4.75 5 5.25	v e
TA	Operating free-air temperature		-55 125	0 75	°C

#### **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAMETER	adaptors.	TEST CONDITIONS		MIN TYP	MAX	UNIT	
VIL	Low-level input voltage				aluqua	0.8	V	
VIH	High-level input voltage	DI AND ACE IO			2		V	
V <sub>IC</sub>	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA			-1.5	V	
softwile is	Low-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 0.4V		ne	-0.25	mA	
IH III	High-level input current	V <sub>CC</sub> = MAX	VI = VCC MAX	omon electric	noo serutsot y	40	μΑ	
VOL	Low-level output voltage	$V_{CC} = MIN$ $V_{II} = 0.8V$	I <sub>OL</sub> = 16mA	MIL	igorithm, low o ree state outpr		ICHTES V	
01	c or Arithmetic equations into a R	V <sub>IH</sub> = 2V	C. Terms with fuses	СОМ	re fied directly I	0.45	inused	
mats along	not priminations 3908 bris TUHA	V <sub>CC</sub> = MIN	MIL IOH = -2mA	assume the fo	(rammed fuse)	(unpno	aluqtu	
VOH	High-level output voltage	12	COM I <sub>OH</sub> = -3.2mA	ne terminar Of array of furth	2.4 om/ns		Ne Pa	
lozL	ACCUSATION OF STREET	IQ MOFFI DISD	V <sub>O</sub> = 0.4V	demmangong i	ay (the PAL is	-40	μΑ	
lozh	Off-state output current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 2.4V			40	μΑ	
los	Output short-circuit current*	V <sub>CC</sub> = 5V	VO = OV		-20	-90	mA	
		V <sub>CC</sub> = MAX	PLE5P8		90	125	nis	
15/201	Supply current	All inputs	PLE10P4		95	140	mA	
Icc	a cappiy carron	grounded. All	PLE11P4	ICI	110	150	1 111	
		outputs open.	PLE12P4	- Long	130	175	1	

 $<sup>\</sup>dagger$  Typical at 5.0  $\rm V_{\hbox{\scriptsize CC}}$  and 25° C TA.

<sup>\*</sup> Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

#### **Switching Characteristics**

		COMM	ERCIAL		MILITARY				
DEVICE TYPE	t <sub>AA</sub> (ns) ADDRESS ACCESS TIME		t <sub>EA</sub> AND t <sub>ER</sub> (ns) SS ENABLE ACCES AND RECOVERY TIME		t <sub>AA</sub> (ns) ADDRESS ACCESS TIME		tea AND ter (ns) ENABLE ACCES AND RECOVERY TIME		
MON 100+ \$	TYP†	MAX	TYP†	MAX	TYP†	MAX	TYP†	MAX	
PLE5P8A	9	17	9	17	9	20	9	25	
PLE10P4	23	35	12	25	23	50	12	30	
PLE11P4	28	35	12	25	28	50	12	30	
PLE12P4	28	35	12	25	28	50	12	50	

†Typicals at 5.0 V<sub>CC</sub> and 25° C TA.

#### **Switching Test Load**

#### **Definition of Timing Diagram**

MUST BE STEADY

VCC S<sub>1</sub> R<sub>1</sub> 300Ω C<sub>L</sub> = R<sub>2</sub> 600Ω WAVEFORM INPUTS OUTPUTS

DON'T CARE; CHANGING; STATE UNKNOWN


NOT APPLICABLE


CENTER LINE IS HIGH IMPEDANCE STATE

WILL BE STEADY

Schematic of Inputs and Outputs

#### **Definition of Waveforms**






NOTES: 1. Input pulse amplitude 0V to 3.0V.

- 2. Input rise and fall atimes 2-5ns from 1.0V to 2.0V.
- 3. Input access measured at the 1.5V level.
- 4. tAA is tested with switch S1 closed, C1 = 30pF and measured at 1.5V output level.
- 5. TEA and TER are measured at the 1.5V output level with  $S_1$  closed at  $C_L = 30 pF$ .
- 6. TEA is measured at the 1.5V output level with C<sub>L</sub> = 30pF. S<sub>1</sub> is open for high impedance to "1" test and closed for high impedance to "0" test.
  TER is tested with C<sub>L</sub> = 5pF. S<sub>1</sub> is open for "1" to high impedance test, measured at V<sub>QH</sub> = 0.5 output level; S<sub>1</sub> is closed for "0" to high impedance test measured at V<sub>QL</sub> + 0.5V output level.

6

#### **Schematic of Inputs and Outputs**



#### **Programming Equipment Information**

PART	REQUIRED PROM
NUMBER	PROGRAMMING EQUIPMENT

PLE5P8A 63S081/A PLE10P4 63S441/A PLE11P4 63S841/A PLE12P4 63S1641/A

#### **Source and Location**

Data I/O Corp. P.O. Box 308 Issaquah, WA 98027

Kontron Electronic, Inc. 630 Price Ave. Redwood City, CA 94036 Digelec Inc. 7335 E. Acoma DR Suite 103 Scottsdale, AZ 85260

## **Programming Instructions**

#### **Device Description**

All of the PLE circuits are manufactured with all outputs low in all storage locations. To produce a high at a particular location, a Titanium-Tungsten Fusible-Link must be changed from a low resistance to a high resistance. This procedure is called programming.

#### **Programming Description**

To program a particular bit normal TTL levels are applied to all inputs. Programming occurs when:

- 1. VCC is raised to an elevated level.
- 2. The output to be programmed is raised to an elevated level.
- 3. The device is enabled.

In order to avoid misprogramming the PROM only one output at a time is to be programmed. Outputs not being programmed should be connected to  $V_{CC}$  via 5K  $\Omega$  resistors.

#### **Programming Sequence**

The sequence of programming conditions is critical and must occur in the following order:

- 1. Select the appropriate address with chip disabled
- 2. Increase VCC to programming voltage
- 3. Increase appropriate output voltage to programming voltage
- 4. Enable chip for programming pulse width
- 5. Decrease VOUT and VCC to normal levels

#### **Programming Timing**

In order to insure the proper sequence, a delay of 100ns or greater must be allowed between steps. The enabling pulse must not occur less than 100ns after the output voltage reaches programming level. The rise time of the voltage on  $V_{CC}$  and the output must be between 1 and 10  $V/\mu s$ .

#### **Programming Parameter**

Do not test these parameters or you may program the device.

#### Verification

After each programming pulse verification of the programmed bit should be made with both low and high V<sub>CC</sub>. The loading of the output is not critical and any loading within the DC specifications of the part is satisfactory.


#### **Additional Pulses**

Up to 10 programming pulses should be applied until verification indicates that the bit has programmed. Following verification, apply five additional programming pulses to the bit being programmed.

#### **Board Level Programming**

Board level programming is easily accomplished since only an enabled PLE is programmed. At the board level only the desired PLE and output should be enabled.

#### **Programming Waveforms**



 $t_D = 100$ ns min  $t_{DW} = 9\mu$ s min  $11\mu$ s max

SYMBOL	PARAMETER	MIN	RECOMMENDED VALUE	MAX	UNIT
VCCP	Required VCC for programming	11.5	11.75	12.0	V
VOP	Required output voltage for programming	10.5	11.0	11.5	V
tR	Rise time of VCC or VOUT	1.0	5.0	10.0	V/µs
ICCP	Current limit of VCCP supply	800	1200	_	mA
IOP	Current limit of VOP supply	15	20	-	mA
tpw	Programming pulse width (enabled)	9	10	11	μs
Vcc	Low V <sub>CC</sub> for verification	4.2	4.3	4.4	V
Vcc	High V <sub>CC</sub> for verification	5.8	6.0	6.2	V
MDC	Maximum duty cycle of VCCP	_	25	25	%
tD	Delay time between programming steps	100	120	_	ns
VIL	Input low level	0	0	0.5	V
VIH	Input high level	2.4	3.0	5.5	V

## Programming Instructions

#### Device Description

All of the PLE dircuits are manufactured with all outputs low in all storage locations. To produce a high at a particular location, a Titanium-Tungsten Fusible-Link must be changed from a low resistance to a high resistance. This procedure is called programming.

#### Programming Description

To program a particular bit normal TTL levels are applied to all

- 1. Von is raised to an elevated level.
- 2. The output to be programmed is raised to an elevated level
  - 3. The device is enable

In order to avoid misprogramming the PROM only one output a a time is to be programmed. Outputs not being programmed should be connected to Vor via SK in resistors.

#### Programming Sequence

The sequence of programming conditions is critical and must occur in the following order:

- Select the appropriate address with chip disabled
  - 2. Increase VCC to programming voltage
- 3. Increase appropriate output voltage to programming voltage
  - 4. Enable chip for programming pulse width
  - 5. Decrease Vour and Voc to normal levels

#### Programming Timing

In order to insure the proper sequence, a delay of 100ns or greater must be allowed between sters. The enabling pulse must not goour less than 100ns after the output voltage reaches programming level. The rise time of the voltage on VCC and the output must be between 1 and 10 V/us.

#### Programming Parameter

Do not test these parameters or you may program the device.

#### neitsoifireV

After each programming pulse vertication of the programmed bit should be made with both low and high VCC. The loading of the output is not critical and any loading within the DC specifications of the part is satisfactory.

#### Additional Pulses

Up to 10 programming pulses should be applied until verification ndicates that the bit has programmed. Following verification, apply five additional programming pulses to the bit being programmed.


#### Board Level Programming

Board level programming is easily accomplished since only an enabled PLE is programmed. At the board level only the desired PLE and output should be enabled.

#### Programming Waveforms



nim andor = gr




PAL/H	HAL CIRCUITS		PAL/H	HAL LOGIC DIAGRAMS	
PAL/HA	AL Circuits Contents L Introduction Octal 10 Input And-Or-Gate Array Hex 12 Input And-Or-Gate Array Quad 14 Input And-Or-Gate Array Dual 16 Input And-Or-Gate Array 16 Input And-Or-/And-Or-Invert Gate Array	7-2 7-3 7-17 7-17 7-17 7-17	10H8 12H6 14H4 16H2 16C1 10L8 12L6	Octal 10 Input And-Or-Gate Array Hex 12 Input And-Or-Gate Array Quad 14 Input And-Or-Gate Array Dual 16 Input And-Or-Gate Array 16 Input And-Or-/And-Or-Invert Gate Array Octal 10 Input And-Or-Invert Gate Array Hex 12 Input And-Or-Invert Gate Array	7-36 7-37 7-38 7-39 7-40 7-41 7-42
10L8	Octal 10 Input And-Or-Invert Gate Array	7-17	14L4	Quad 14 Input And-Or-Invert Gate Array	7-43
12L6	Hex 12 Input And-Or-Invert Gate Array	7-17	16L2	Dual 16 Input And-Or-Invert Gate Array	7-44
14L4	Quad 14 Input And-Or-Invert Gate Array	7-17	16L8	Octal 16 Input And-Or-Invert Gate Array	7-45
16L2	Dual 16 Input And-Or-Invert Gate Array	7-17	16R8	Octal 16 Input Registered And-Or-Gate Array	7-46
16L8 16R8	Octal 16 Input And-Or-Invert Gate Array Octal 16 Input Registered And-Or-Gate Array	7-17 7-17	16R6	Hex 16 Input Registered And-Or-Gate Array	7-40
16R6	Hex 16 Input Registered And-Or-Gate Array		16R4	Quad 16 Input Registered And-Or-Gate Array	7-48
16R4	Quad 16 Input Registered And-Or-Gate Array	7-17	16X4	Quad 16 Input Registered And-Or-Xor Gate Array	7-49
16X4	Quad 16 Input Registered And-Or-Xor Gate Array	7-17	16A4	Quad 16 Input Registered And-Carry-Or-Xor Gate Array	7-50
16A4	Quad 16 Input Registered And-Carry-Or-Xor Gate Array	7-17	12L10 14L8	Deca 12 Input And-Or-Invert Gate Array  Octal 14 Input And-Or-Invert Gate Array	7-51 7-52
12L10	Deca 12 Input And-Or-Invert Gate Array	7-17	16L6	Hex 16 Input And-Or-Invert Gate Array	7-53
14L8	Octal 14 Input And-Or-Invert Gate Array	7-17	18L4	Quad 18 Input And-Or-Invert Gate Array	7-54
16L6	Hex 16 Input And-Or-Invert Gate Array	7-17	20L2	Dual 20 Input And-Or-Invert	7-55
18L4	Quad 18 Input And-Or-Invert Gate Array	7-17	20C1	20 Input And-Or/And-Or Invert Gate Array	7-56
20L2	Dual 20 Input And-Or-Invert	7-17	20L10	Deca 20 Input And-Or-Invert Gate Array	7-57
20C1	20 Input And-Or/And-Or Invert Gate Array	7-17	20X10	Deca 20 Input Registered	
20L10	Deca 20 Input And-Or-Invert Gate Array	7-17		And-Or-Xor Gate Array	7-58
20X10	Deca 20 Input Registered And-Or-Xor Gate Array	7-17	20X8	Octal 20 Input Registered And-Or-Xor Gate Array	7-59
20X8	Octal 20 Input Registered	- 4-	20X4	Quad 20 Input Registered And-Or-Xor Gate Array	7-60
20X4	And-Or-Xor Gate ArrayQuad 20 Input Registered		20L8	Octal 20 Input And-Or-Invert Gate Array	7-61
001.0	And-Or-Xor Gate Array		20R8	Octal 20 Input Registered And-Or-Gate Array	7-62
20L8	Octal 20 Input And-Or-Invert Gate Array	7-17	20R6	Hex 20 Input Registered	1 02
20R8	Octal 20 Input Registered And-Or-Gate Array	7-17	20110		7-63
20R6	Hex 20 Input Registered And-Or-Gate Array		20R4	Quad 20 Input Registered And-Or-Gate Array	7-64
20R4	Quad 20 Input Registered And-Or-Gate Array				
PAL/HA	AL Specifications				
	ogramming				
	Itage Legend				



Monolithic Memories' family of PAL devices gives designers a powerful tool with unique capabilities for use in new and existing logic designs. The PAL saves time and money by solving many of the system partitioning and interface problems brought about by increases in semiconductor device technology.

Rapid advances in large scale integration technology have led to larger and larger standard logic functions; single I.C.s now perform functions that formerly required complete circuit cards. While LSI offers many advantages, advances have been made at the expense of device flexibility. Most LSI devices still require large numbers of SSI/MSI devices for interfacing with user systems. Designers are still forced to turn to random logic for many applications.



The designer is confronted with another problem when a low to medium complexity product is designed. Often the function is well defined and could derive significant benefits from fabrication as an integrated circuit. However, the design cycle for a custom circuit is long and the costs can be very high. This makes the risk significant enough to deter most users. The technology to support maximum flexibility combined with fast turn around on custom logic has simply not been available. Monolithic Memories offers the programmable solution.

The PAL family offers a fresh approach to using fuse programmable logic. PAL circuits are a conceptually unified group of devices which combine programmable flexibility with high speed and an extensive selection of interface options. PAL devices can lower inventory, cut design cycles and provide high complexity with maximum flexibility. These features, combined with lower package count and high reliability, truly make the PAL a circuit designer's best friend.

## The PAL—Teaching Old PROMs New Tricks



MMI developed the modern PROM and introduced many of the architectures and techniques now regarded as industry standards. As the world's largest PROM manufacturer, MMI has the proven technology and high volume production capability required to manufacture and support the PAL.

The PAL is an extension of the fusible link technology pioneered by Monolithic Memories for use in bi-polar PROMs. The fusible link PROM first gave the digital systems designer the power to "write on silicon." In a few seconds he was able to transform a blank PROM from a general purpose device into one containing a custom algorithm, microprogram, or Boolean transfer function. This opened up new horizons for the use of PROMs in computer control stores, character generators, data storage tables and many other applications. The wide acceptance of this technology is clearly demonstrated by today's multi-million dollar PROM market.

The key to the PROM's success is that it allows the designer to quickly and easily customize the chip to fit his unique requirements. The PAL extends this programmable flexibility by utilizing proven fusible link technology to implement logic functions. Using PAL circuits the designer can quickly and effectively implement custom logic varying in complexity from random gates to complex arithmetic functions.

#### **ANDs and ORs**

The PAL implements the familiar sum of products logic by using a programmable AND array whose output terms feed a fixed OR

array. Since the sum of products form can express any Boolean transfer function, the PAL circuit uses are only limited by the number of terms available in the AND – OR arrays. PAL devices come in different sizes to allow for effective logic optimization.


Figure 1 shows the basic PAL structure for a two input, one output logic segment. The general logic equation for this segment is

Output = 
$$(I_1 + \overline{f_1})(\overline{I_1} + \overline{f_2})(I_2 + \overline{f_3})(\overline{I_2} + \overline{f_4}) + (I_1 + \overline{f_5})(\overline{I_1} + \overline{f_6})(I_2 + \overline{f_7})(\overline{I_2} + \overline{f_8})$$

where the "f" terms represent the state of the fusible links in the PAL AND array. An unblown link represents a logic 1. Thus,

fuse blown, f = 0fuse intact, f = 1


An unprogrammed PAL has all fuses intact.



ers a powerful tool with supple capabilities for use in new and existing logic designs. The PAL saves time and

#### **PAL Notation**

Logic equations, while convenient for small functions, rapidly become cumbersome in large systems. To reduce possible confusion, complex logic networks are generally defined by logic diagrams and truth tables. Figure 2 shows the logic convention adopted to keep PAL logic easy to understand and use. In the figure, an "x" represents an intact fuse used to perform the logic AND function. (Note: the input terms on the common line with the x's are not connected together.) The logic symbology shown in Figure 2 has been informally adopted by integrated circuit manufacturers because it clearly establishes a one-to-one correspondence between the chip layout and the logic diagram. It also allows the logic diagram and truth table to be combined into a compact and easy to read form, thereby serving as a convenient shorthand for PAL circuits. The two input - one output example from Figure 1 redrawn using the new logic convention is shown in Figure 3.



As a simple PAL example, consider the implementation of the transfer function:

Output = 
$$|\overline{1}|_2 + \overline{1}_1|_2$$

The normal combinatorial logic diagram for this function is shown in figure 4, with the PAL logic equivalent shown in figure 5.





Figure 4



Using this logic convention it is now possible to compare the PAL structure to the structure of the more familiar PROM and PLA. The basic logic structure of a PROM consists of a fixed AND array whose outputs feed a programmable OR array (figure 6). PROMs are low-cost, easy to program, and available in a variety of sizes and organizations. They are most commonly

Figure 5

used to store computer programs and data. In these applications the fixed input is a computer memory address; the output is the contents of that memory location.





Figure 6

The basic logic structure of the PLA consists of a programmable AND array whose outputs feed a programmable OR array (Figure 7). Since the designer has complete control over all inputs and outputs, the PLA provides the ultimate flexibility for implementing logic functions. They are used in a wide variety of applications. However, this generality makes PLAs expensive, quite formidable to understand, and costly to program (they require special programmers).

The basic logic structure of the PAL, as mentioned earlier, consists of a programmable AND array whose outputs feed a fixed OR array (Figure 8). The PAL combines much of the flexibility of the PLA with the low cost and easy programmability of the PROM. Table 1 summarizes the characteristics of the PROM, PLA, and PAL logic families.



e outputs he design	AND	OR	OUTPUT OPTIONS
PROM	Fixed	Prog	TS, OC TS, OC, Fusible Polarity TS, OC, Fusible Polarity TS, Registered Feedback, I/O TS, Registered Feedback, I/O
FPLA	Prog	Prog	
FPGA	Prog	None	
FPLS	Prog	Prog	
PAL	Prog	Fixed	

Table 1

PART INPUT	evinb JA	Thus the P	PROGRAMMABLE	FEEDBACK	OUTPUT	FUNCTIONS	PERF	OR	MA	NC
	INPUT	OUTPUT	1/0'S	REGISTER	POLARITY	FUNCTIONS based on a	STD	A	-2	-4
10H8	10	of ania	lisvs efecolls of beau	ature can be	AND-OR	AND-OR Gate Array	X	00	X	din
12H6	12	6	directional output plating senal data.	provide bi- hifting and ro	AND-OR	AND-OR Gate Array	X	SU USU	X	teri
14H4	14	4	Talian to tale fund	Or Butte Butter	AND-OR	AND-OR Gate Array	X		X	200
16H2	16	2			AND-OR	AND-OR Gate Array	X		Х	
16C1	16	2			вотн1	AND-OR Gate Array	X		X	
20C1	20	2			вотн1	AND-OR Gate Array	X			
10L8	10	8			AND-NOR	AND-OR Invert Gate Array	X		X	
12L6	12	6	7-8-1		AND-NOR	AND-OR Invert Gate Array	X		X	
14L4	14	4	7-8-1		AND-NOR	AND-OR Invert Gate Array	X		X	
16L2	16	2			AND-NOR	AND-OR Invert Gate Array	X		X	
12L10	12	10			AND-NOR	AND-OR Invert Gate Array	X		4	
14L8	14	8			AND-NOR	AND-OR Invert Gate Array	X	М		
16L6	16	6			AND-NOR	AND-OR Invert Gate Array	X			
18L4	18	4			AND-NOR	AND-OR Invert Gate Array	X			1
20L2	20	2			AND-NOR	AND-OR Invert Gate Array	X			-
16L8	10	2	6		AND-NOR	AND-OR Invert Gate Array	X	X	X	X
20L8	14	2	being available for the the PAI on a se a	ntni shari ha	AND-NOR	AND-OR Invert Gate Array	979	X	ig:	150
20L10	12	2 2	# Team 8 are of 1	19 ent awalls	AND-NOR	AND-OR Invert Gate Array	X	i) 1	erito	nĀ
16R8	8	ate 8 his a	n based upon that st	8 1916	AND-NOR	AND-OR Invert Gate Array w/Reg's	X	X	X	X
16R6	8	6	Tale a 2 JAR on	6	AND-NOR	AND-OR Invert Array w/Reg's	X	X	X	X
16R4	8	4	nend bris 4 mine civil	4	AND-NOR	AND-OR Invert Array w/Reg's	X	X	X	X
20R8	12	8 8 8	ie registered PAL at	8	AND-NOR	AND-OR Invert w/Reg's		X	u a	Bit
20R6	12	6	2	6	AND-NOR	AND-OR Invert w/Reg's		X		
20R4	12	4	4	4	AND-NOR	AND-OR Invert w/Reg's		X		
20X10	10	10	10:10	10	AND-NOR	AND-OR-XOR Invert w/Reg's	X			
20X8	10	-8	2	8	AND-NOR	AND-OR-XOR Invert w/Reg's	X			
20X4	10	4	6	9 4	AND-NOR	AND-OR-XOR Invert w/Reg's	X			
16X4	8	4	4	8 4	AND-NOR	AND-OR-XOR Invert w/Reg's	X			
16A4	8	4	4	4	AND-NOR	AND-CARRY-OR-XOR Invert w/Reg's	X	ć.		

Table 2

<sup>1</sup>Simultaneous AND-OR and AND-NOR outputs

#### **PAL Circuits For Every Task**

The members of the PAL family and their characteristics are summarized in Table 2. They are designed to cover the spectrum of logic functions at reduced cost and lower package count. This allows the designer to select the PAL that best fits his application. PAL units come in the following basic configurations:

#### **Gate Arrays**

PAL gate arrays are available in sizes from 12x10 (12 input terms, 10 output terms) to 20x2, with both active high and active low output configurations available (figure 9). This wide variety of input/output formats allows the PAL to replace many different sized blocks of combinatorial logic with single packages.

INPUTS AND OUTPUTS





Figure 9

Z

#### Programmable I/O

A feature of the high-end members of the PAL family is programmable input/output. This allows the product terms to directly control the outputs of the PAL (Figure 10). One product term is used to enable the three-state buffer, which in turn gates the summation term to the output pin. The output is also fed

back into the PAL array as an input. Thus the PAL drives the I/O pin when the three-state gate is enabled; the I/O pin is an input to the PAL array when the three-state gate is disabled. This feature can be used to allocate available pins for I/O functions or to provide bi-directional output pins for operations such as shifting and rotating serial data.



#### Registered Outputs with Feedback

Another feature of the high end members of the PAL family is registered data outputs with registered feedback. Each product term is stored into a D-type output flip-flop on the rising edge of the system clock (Figure 11). The Q output of the flip-flop can then be gated to the output pin by enabling the active low three-state buffer.

In addition to being available for transmission, the Q output is fed back into the PAL array as an input term. This feedback allows the PAL to "remember" the previous state, and it can after its function based upon that state. This allows the designer to configure the PAL as a state sequencer which can be programmed to execute such elementary functions as count up, count down, skip, shift, and branch. These functions can be executed by the registered PAL at rates of up to 25 MHz.




Figure 11

#### XOR PALS for of JAT off swells stormed highest your

These PAL devices feature an exclusive OR function. The sum of products is segmented into two sums which are then exclusive ORed (XOR) at the input of the D-type flip-flop (Figure 12). All

of the features of the Registered PALs are included in the XOR PAL unit. The XOR function provides an easy implementation of the HOLD operation used in counters and other state sequencers.




Figure 12

### 7

#### **Arithmetic Gated Feedback**

The arithmetic functions (add, subtract, greater than, and less than) are implemented by addition of gated feedback to the features of the XOR PAL device. The XOR at the input of the D-type flip-flop allows carrys from previous operations to be XORed with two variable sums generated by the PAL array. The flip-flop Q output is fed back to be gated with input terms A

(Figure 13). This gated feedback provides any one of the 16 possible Boolean combinations which are mapped in the Karnaugh map (Figure 15). Figure 14 shows how the PAL array can be programmed to perform these 16 operations. These features provide for versatile operations on two variables and facilitate the parallel generation of carrys necessary for fast arithmetic operations.




Figure 13




Figure 14




Figure 15

It should now be clear that the PAL family can replace most Small-Scale Integrated Logic (SSI) logic in use today, thereby lowering product cost and giving the designer even greater flexibility in implementing logic functions.

#### PAL Programming

PAL devices can be programmed in most standard PROM programmers with the addition of a PAL personality card. The PAL appears to the programmer as a PROM. During programming half of the PAL outputs are selected for programming while the other outputs and the inputs are used for addressing. The outputs are then switched to program the other locations. Verification uses the same procedure with the programming lines held in a low state.

#### PALASM (PAL Assembler)

PALASM is the software used to define, simulate, build, and test PAL units. PALASM accepts the PAL Design Specification as an input file. It verifies the design against an optional function table and generates the fuse plot which is used to program the PAL devices. PALASM is available upon request for many computers and is documented in the PAL Design Concepts section.

#### **HAL (Hard Array Logic)**

The HAL family is the mask programmed version of a PAL. The HAL is to a PAL just as a ROM is to a PROM. A standard wafer is fabricated to the 6th mask. Then a custom metal mask is used to fabricate Aluminum links for a HAL instead of the programmable Ti-W fuse array used in a PAL.

The HAL is a cost-effective solution for large quantities and is unique in that it is a gate array with a programmable prototype.

#### **HMSI (HAL Medium Scale Integration)**

The HMSI family is derived from the PAL using HAL technology. These devices perform predetermined functions which are not available in the existing TTL family. Because they are produced in volume, the user receives the benefit of volume pricing. HMSI PAL designs are given in the Applications section with their industry standard 74LS part number in line 2 of the PAL Design Specification.

#### PMSI (PAL Medium Scale Integration)


The PMSI family is derived in a similar fashion to HMSI except this product is produced entirely from a PAL circuit. A HAL circuit mask is not generated and an industry standard 74LS part number is not assigned unless sales warrant it.

#### **PAL Technology**

PAL circuits are manufactured using the proven TTL Schottky bipolar Ti-W fuse process to make fusible-link PROMs. An NPN emitter follower array forms the programmable AND array. PNP inputs provide high-impedance inputs (0.25 mA max) to the array. All outputs are standard TTL drivers with internal active pull-up transistors. Typical PAL propagation delay time is 25 ns, and all PALs are packaged in space saving 20-pin and 24-pin SKINNYDIP® packages.


#### **PAL Data Security**

The circuitry used for programming and logic verification can be used at any time to determine the logic pattern stored in the PAL array. For security, the PAL has a "last fuse" which can be blown to disable the verification logic. This provides a significant deterrent to potential copiers, and it can be used to effectively protect proprietary designs.




#### **PAL Part Numbers**

The PAL part number is unique in that the part number code also defines the part's logic operation. The PAL parts code system is shown in Figure 17. For example, a PAL14L4CN would be a 14 input term, 4 output term, active-low PAL with a commercial temperature range packaged in a 20-pin plastic dip.



#### **PAL Logic Symbols**

The logic symbols for each of the individual PAL devices gives a concise functional description of the PAL logic function. This symbol makes a convenient reference when selecting the PAL that best fits a specific application. Figure 18 shows the logic symbol for a PAL 10H8 gate array.



#### A PAL Example

As an example of how the PAL enables the designer to reduce costs and simplify logic design, consider the design of a simple, high volume consumer product: an electronic dice game. This type of product will be produced in extremely high volume, so it is essential that every possible production cost be minimized.


The electronic dice game is simply constructed using a free running oscillator whose output is used to drive two asynchronous modulo six counters. When the user "rolls" the dice (presses a button), the current state of the counters is decoded and latched into a display resembling the pattern seen on an ordinary pair of dice.

A conventional logic diagram for the dice game is shown in Figure 16. (A detailed logic derivation is shown in the PAL applications section of this handbook). It is implemented using standard TTL, SSI and MSI parts, with a total I.C. count of eight: six quad gate packages and two quad D-latches. Looks like a nice, clean logic design, right? Wrong!!

#### **PAL Goes to the Casino**

A brief examination of Figure 16 reveals two basic facts: first, the circuit contains mostly simple, combinatorial logic, and second, it uses a clocked state transition sequence. Remembering that the PAL family contains ample provision for these features, the PAL catalog is consulted. The PAL16R8 has all the required functions, and the entire logic content of the circuit can be programmed into a single PAL shown in Figure 19.

In this example, the PAL effected an eight to one package count reduction and a significant cost savings. This is typical of the power and cost effective performance that the PAL family brings to logic design.



## Advantages of Using PALs



The PAL has a unique place in the world of logic design. Not only does it offer many advantages over conventional logic, it also provides many features not found anywhere else. The PAL family:

- · Programmable replacement for conventional TTL logic.
- Reduces IC inventories substantially and simplifies their control.
- Reduces chip count by at least 4 to 1.
- · Expedites and simplifies prototyping and board layout.
- · Saves space with 20-pin and 24-pin Skinny DIP packages.
- · High speed: 15ns typical propagation delay.
- Programmed on standard PROM programmers.
- Programmable three-state outputs.
- Special feature eliminates possibility of copying by competitors.

All of these features combine together to lower product development costs and increase product cost effectiveness. The bottom line is that PAL units save money.

#### **Direct Logic Replacement**




In both new and existing designs the PAL can be used to replace various logic functions. This allows the designer to optimize a circuit in many ways never before possible. The PAL is particularly effective when used to provide interfaces required by many LSI functions. PAL flexibility combined with LSI function density makes a powerful team.

#### **Design Flexibility**

The PAL offers the systems logic designer a whole new world of options. Until now, the decision on logic system implementation was usually between SSI/MSI logic functions on one hand and microprocessors on the other. In many cases the function required is too awkward to implement the first way and too simple to justify the second. Now the PAL offers the designer high functional density, high speed, and low cost. Even better, PAL devices come in a variety of sizes and functions, thereby further increasing the designer's options.

#### **Space Efficiency**



By allowing designers to replace many simple logic functions with single packages, the PAL allows more compact P.C. board layouts. The PAL space saving 20-pin and 24-pin "SKINNYDIP" helps to further reduce board area while simplifying board layout and fabrication. This means that many multi-card systems can now be reduced to one or two cards, and that can make the difference between a profitable success or an expensive disaster.

#### **Smaller Inventory**

The PAL family can be used to replace up to 90% of the conventional TTL family with just 29 parts. This considerably lowers both shelving and inventory cataloging requirements. Even better, small custom modifications to the standard functions are easy for PAL users, not so easy for standard TTL users.



7

#### **High Speed**




The PAL family runs faster or equal to the best of bipolar logic circuits. This makes the PAL the ideal choice for most logical operations or control sequence which requires a medium complexity and high speed. Also, in many microcomputer systems, the PAL can be used to handle high speed data interfaces that are not feasible for the microprocessor alone. This can be used to significantly extend the capabilities of the low-cost, low-speed NMOS microprocessors into areas formerly requiring high-cost bipolar microprocessors.

#### **Easy Programming**

The members of the PAL family can be quickly and easily programmed using standard PROM programmers. This allows designers to use PALs with a minimum investment in special equipment. Many types of programmable logic, such as the FPLA, require an expensive, dedicated programmer.

## Secure Data MAR print to experimental




The PAL verification logic can be completely disabled by blowing out a special "last link." This prevents the unauthorized copying of valuable data, and makes the PAL perfect for use in any application where data integrity must be carefully guarded.

#### **Summary**

The 29 member PAL family of logic devices offer logic designers new options in the implementation of sequential and combinatorial logic designs. The family is fast, compact, flexible, and easy to use in both new and existing designs. It promises to reduce costs in most areas of design and production with a corresponding increase in product profitability.


## A Great Performer!





PAL16R6 Logic Symbols

PAL16R6 Logic Diagram



7-15

# PAL®-Programmable Array Logic HAL®-Hard Array Logic

#### Features/Benefits

- Reduces SSI/MSI chip count greater than 5 to 1
- Saves space with SKINNYDIP® packages
- Reduces IC inventories substantially
- Expedites and simplifies prototyping and board layout
- PALASM™ silicon compiler provides auto routing and test
- Security fuse reduces possibility of copying by competitors

#### Description

The PAL family utilizes an advanced Schottky TTL process and the Bipolar PROM fusible link technology to provide user programmable logic for replacing conventional SSI/MSI gates and flip-flops at reduced chip count.

The HAL family utilizes standard Low-Power Schottky TTL process and automated mask pattern generation directly from logic equations to provide a semi-custom gate array for replacing conventional SSI/MSI gates and flip-flops at reduced chip count.

There are four different speed/power families offered. Choose from either the standard, high speed, half power, or quarter power family to maximize design performance.

The PAL/HAL lets the systems engineer "design his own chip" by blowing fusible links to configure AND and OR gates to perform his desired logic function. Complex interconnections which previously required time-consuming layout are thus "lifted" from PC board etch and placed on silicon where they can be easily modified during prototype check-out or production.

The PAL transfer function is the familiar sum of products. Like the PROM, the PAL has a single array of fusible links. Unlike the PROM, the PAL is a programmable AND array driving a fixed OR array (the PROM is a fixed AND array driving a programmable OR array).

The HAL transfer function is the familiar sum of products. Like the ROM, the HAL has a single array of selectable gates. Unlike the ROM, the HAL is a selectable AND array driving a fixed OR array (the ROM is a fixed AND array driving a selectable OR array).

In addition the PAL/HAL provides these options:

- · Variable input/output pin ratio
- Programmable three-state outputs
- · Registers with feedback
- Arithmetic capability
- Exclusive-OR gates

PAL®, (Programmable Array Logic), PALASM®, HAL®, and SKINNYDIP® are registered trademarks and PMSI, and HMSI are trademarks of Monolithic Memories Inc.


Unused inputs are tied directly to V<sub>CC</sub> or GND. Product terms with all fuses blown assume the logical high state, and product terms connected to both true and complement of any single input assume the logical low state. Registers consist of D type flip-flops which are loaded on the low-to-high transition of the clock. PAL/HAL Logic Diagrams are shown with all fuses blown, enabling the designer to use the diagrams as coding sheets.

The entire PAL family is programmed using inexpensive conventional PROM programmers with appropriate personality and socket adapter cards. Once the PAL is programmed and verified, two additional fuses may be blown to defeat verification. This feature gives the user a proprietary circuit which is very difficult to copy.

To design a HAL, the user first programs and debugs a PAL using PALASM and the "PAL DESIGN SPECIFICATION" standard format. This specification is submitted to Monolithic Memories where it is computer processed and assigned a bit pattern number, e.g., P01234.

Monolithic Memories will provide a PAL sample for customer qualification. The user then submits a purchase order for a HAL of the specified bit pattern number, e.g., HAL18L4 P01234. See Ordering Information below.


#### **Ordering Information**







GENERIC			AFTO1 671		PART N	UMBER	OT THE
LOGIC	PINS	PACKAGE	DESCRIPTION	STANDARD	HIGH SPEED		1/4 POWER
10H8	20	N, J, F, L	Octal 10 Input And-Or Gate Array	PAL10H8 HAL10H8		PAL10H8-2 HAL10H8-2	411
12H6	20	N, J, F, L	Hex 12 Input And-Or Gate Array	PAL12H6 HAL12H6		PAL12H6-2 HAL12H6-2	相用
14H4	20	N, J, F, L	Quad 14 Input And-Or Gate Array	PAL14H4 HAL14H4	D-CH OW	PAL14H4-2 HAL14H4-2	GMA -
16H2	20	N, J, F, L	Dual 16 Input And-Or Gate Array	PAL16H2 HAL16H2	THE WARR	PAL16H2-2 HAL16H2-2	ARRAY
16C1	20	N, J, F, L	16 Input And-Or/And-Or- Invert Gate Array	PAL16C1 HAL16C1		PAL16C1-2 PAL16C1-2	# 1
10L8	20	N, J, F, L	Octal 10 Input And-Or- Invert Gate Array	PAL10L8 HAL10L8		PAL10L8-2 HAL10L8-2	君 L
12L6	20	N, J, F, L	Hex 12 Input And-Or-Invert Gate Array	PAL12L6 HAL12L6		PAL12L6-2 HAL12L6-2	
14L4	20	N, J, F, L	Quad 14 Input And-Or-Invert Gate Array	PAL14L4 HAL14L4		PAL14L4-2 HAL14L4-2	
16L2	20	N, J, F, L	Dual 16 Input And-Or-Invert Gate Array	PAL16L2 HAL16L2		PAL16L2-2 HAL16L2-2	
16L8	20	N, J, F, L	Octal 16 Input And-Or-Invert Gate Array	PAL16L8 * HAL16L8	PAL16L8A HAL16L8A	PAL16L8A-2 HAL16L8A-2	PAL16L8A-4 HAL16L8A-4
16R8	20	N, J, F, L	Octal 16 Input Registered And-Or Gate Array	PAL16R8 * HAL16R8	PAL16R8A HAL16R8A	PAL16R8A-2 HAL16R8A-2	PAL16R8A-4 HAL16R8A-4
16R6	20	N, J, F, L	Hex 16 Input Registered And-Or Gate Array	PAL16R6 * HAL16R6	PAL16R6A HAL16R6A	PAL16R6A-2 HAL16R6A-2	PAL16R6A-4 HAL16R6A-4
16R4	20	N, J, F, L	Quad 16 Input Registered And-Or Gate Array	PAL16R4 * HAL16R4	PAL16R4A HAL16R4A	PAL16R4A-2 HAL16R4A-2	PAL16R4A-4 HAL16R4A-4
16X4	20	N, J, F, L	Quad 16 Input Registered And-Or-Xor Gate Array	PAL16X4 HAL16X4	GA G	-13 · 10 -«	GMA -
16A4	20	N, J, F, L	Quad 16 Input Registered And-Carry-Or-Xor Gate Array	PAL16A4 HAL16A4	H-CHYARK		YARRAY
12L10	24 (28)	NS,JS,F (L)	Deca 12 Input And-Or-Invert Gate Array	PAL12L10 HAL12L10		H H	7 1
14L8	24 (28)	NS,JS,F (L)	Octal 14 Input And-Or-Invert Gate Array	PAL14L8 HAL14L8		-D E-<	THE H
16L6	24 (28)	NS,JS,F (L)	Hex 16 Input And-Or-Invert Gate Array	PAL16L6 HAL16L6			
18L4	24 (28)	NS,JS,F (L)	Quad 18 Input And-Or-Invert Gate Array	PAL18L4 HAL18L4			
20L2	24 (28)	NS,JS,F (L)	Dual 20 Input And-Or-Invert Gate Array	PAL20L2 HAL20L2			
20C1 A	24 (28)	NS,JS,F (L)	20 Input And-Or/And-Or Invert Gate Array	PAL20C1 HAL20C1	1888		1688
20L10	24 (28)	NS,JS,F (L)	Deca 20 Input And-Or-Invert Gate Array	PAL20L10 HAL20L10		TE B	
20X10	24 (28)	NS,JS,F (L)	Deca 20 Input Registered And-Or-Xor Gate Array	PAL20X10 HAL20X10			
20X8	24 (28)	NS,JS,F (L)	Octal 20 Input Registered And-Or-Xor Gate Array	PAL20X8 HAL20X8		-FI -FI	
20X4	24 (28)	NS,JS,F (L)	Quad 20 Input Registered And-Or-Xor Gate Array	PAL20X4 HAL20X4	in of RO		BMA -
20L8	24 (28)	NS,JS,F (L)	Octal 20 Input And-Or-Invert Gate Array	ABRAY ABRAY	PAL20L8A HAL20L8A	A lat oct	ET YARRA
20R8	24 (28)	NS,JS,F (L)	Octal 20 Input Registered And-Or Gate Array	77	PAL20R8A HAL20R8A		
20R6	24 (28)	NS,JS,F (L)	Hex 20 Input Registered And-Or Gate Array		PAL20R6A HAL20R6A	-0 0	
20R4	24 (28)	NS,JS,F (L)	Quad 20 Input Registered And-Or Gate Array		PAL20R4A HAL20R4A		


HAL available in "W" package. ( ) = Military Product Standard.







Absolute Maximum Ratings	Operating	Programming
Supply Voltage, V <sub>CC</sub>	0.5 to 7.0V	0.5 to 12.0V
Input Voltage	1.5 to 5.5V	−1.0 to 22V ⊕
Off-state output Voltage	5.5V	12.0V
Storage temperature	eps.	65° to +150°C
		d 11 may be raised to 20V



#### Typical notes for all the following specifications (pages 7-22-7-30)

Notes: Apply to electrical and switching characteristics

- † I/O pin leakage is the worst case of IOZX or IIX e.g., IIL and IOZH.
- \* These are absolute voltages with respect to the ground pin on the device and includes all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- \* \* Only one output shorted at a time.

#### **Operating Conditions**

SYMBOL	PARAMETER		MILITARY MIN TYP MAX			COMMERCIAL MIN TYP MAX		
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
T <sub>A</sub> meist	Operating free-air temperature	-55			0		75	°C
TC	Operating case temperature			125				°C

#### Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITIONS	TYPICAL OL	MIN	TYP	MAX	UNIT
V <sub>IL</sub> *	Low-level input voltage		MONTORS		WOD I	ENS S	0.8	V
VIH*	High-level input voltage				2		4,200	V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA	- AC	T.	-0.8	-1.5	V
IL	Low-level input current †	V <sub>CC</sub> = MAX	V <sub>J</sub> = 0.4V	<b>*</b>	N	-0.02	-0.25	mA
IH.	High-level input current †	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.4V	-	4		25	μΑ
. I <sub>I</sub> -	Maximum input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 5.5V				1	mA
VOL	Low-level output voltage	V <sub>CC</sub> = MIN	MIL	I <sub>OL</sub> = 8mA	Ť	0.3	0.5	V
		CC	COM I <sub>OL</sub> = 8mA					
Vон	High-level output voltage	V <sub>CC</sub> = MIN	MIL	I <sub>OH</sub> = -2mA	2.4	2.8		V
*OH	riigii-level output voltage		СОМ	$I_{OH} = -3.2 \text{mA}$	2.7	2.0		V
los	Output short-circuit current **	V <sub>CC</sub> = 5V		V <sub>O</sub> = 0V	-30	-70	-130	mA
<sup>1</sup> CC	Supply current	V <sub>CC</sub> = MAX				55	90	mA

#### Switching Characteristics Over Operating Conditions

SYMBOL t <sub>PD</sub>	DA	RAMETER	TEST	MILITARY			COMMERCIAL			
	Marshoots due to sys	on business and including	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	Input or feed-	Except 16C1	R1 = 560Ω		25	45		25	35	
	back to output	16C1	$R2 = 1.1k\Omega$		25	45	le md	25	40	ns

#### **Operating Conditions**

20,50	TYI MIN XAM TYI MIN IYE	I	ALLITA	RY	COL	UNIT		
SYMBOL	a av a aa a PARAMETER	MIN	MIN TYP		MIN	TYP	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air temperature	-55			0		75	°C
ТС	Operating case temperature	18		125	9000	Set up		°C

#### Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	enol	EST CONDITIONS	vo solisinet	MIN TYP	MAX	דואט
V <sub>IL</sub> *	Low-level input voltage	EST CONDITIONS	T	ASTER	AAAA	0.8	V
VIH*	High-level input voltage			rvoltage	2		V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA	apailov II.	-0.8	-1.5	V
IIL COL	Low-level input current †	V <sub>CC</sub> = MAX	V <sub>1</sub> = 0.4V	Spain	-0.02	-0.25	mA
IH de o	High-level input current †	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.4V	T Joshido I	Low-level inpu	25	μΑ
AUT OF	Maximum input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 5.5V	it current f	du level-ubie	1	mA
VOL	Low-level output voltage	V - MINI	MIL	I <sub>OL</sub> = 8mA	0.3	0.5	V
0.5 V	1 <sub>O1</sub> = 24mA	V <sub>CC</sub> = MIN	COM DO	I <sub>OL</sub> = 8mA	Low-level outp		)V
Vон	High-level output voltage	VCC = MIN	MIL	I <sub>OH</sub> = -2mA	2.4 2.8		V
V OH	Am8.6- = HOF	MOO	СОМ	I <sub>OH</sub> = -3.2mA	High-level out		V V
los	Output short-circuit current **	V <sub>CC</sub> = 5V		V <sub>O</sub> = 0V	-30 -70	-130	mA
lcc	Supply current	V <sub>CC</sub> = MAX			60	100	mA

#### Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST	MILITAF	COMMERCIAL			UNIT	
	PARAMETER	CONDITIONS	MIN TYP	MAX	MIN	TYP	MAX	UNIT
	170	$R1 = 560 \Omega$	0.5			05 10	40	
t <sub>PD</sub>	Input or feedback to output	$R2 = 1.1k\Omega$	25	45	LENGTH ID.	25	40	ns

					TEST				

#### Standard PAL/HAL Series 20 16L8, 16R8, 16R6, 16R4, 16X4, 16A4

# **Operating Conditions**

SYMBOL	PAR MILITARY COMMERCE	AMETER	MIN	ILITAR TYP	MAX	COM	MERO TYP	MAX	UNIT
VCC	Supply voltage	IM	4.5	5	5.5	4.75	5	5.25	V
5.25 .V	S 5 Should to detill	Low	25	10	9)	25	102		ns
o w at	Width of clock	High	25	10	1 1 6-80	25	10		ns
3:	Set up time from	16R8 16R6 16R4	45	25	uriel de	35	25		OI.
<sup>l</sup> su	input or feedback to clock	16X4 16A4	55	30		45	30		ns
th	Hold time		0	-15		0	-15		ns
TA	Operating free-air temperatur	e and this can the soul	-55	no lite	in a de	0	10 1	75	°C
TC	Operating case temperature	ensulation gre		Name and Address of the Owner, where the Owner, which is the Owner, where the Owner, which is the Owner, where the Owner, which is the Owner, whic	125		200	a Cro eas	°C

## Electrical Characteristics Over Operating Conditions

-icoli i	cal Characteristics of	er Operating Ci					
SYMBOL	PARAMETER		TEST CONDITIONS	enstloys	MIN TYP	MAX	UNI
VIL*	Low-level input voltage			enstley fu	ani taval-riniH	0.8	V
VIH*	High-level input voltage	Am8t- = d	Voc = MIN	ecatio	2		V
Am VICas	Input clamp voltage	VCC = MIN	$I_{J} = -18mA$		-0.8	-1.5	V
Au IL as	Low-level input current †	V <sub>CC</sub> = MAX	V <sub>1</sub> = 0.4V	† tosaujadi	-0.02	-0.25	mA
Am IH	High-level input current †	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.4V	in current	ani mumikeM	25	μА
1	Maximum input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 5.5V			1	mA
V <sub>VOL</sub> ao	Low-level output voltage	V <sub>CC</sub> = MIN	MIL = DOV	I <sub>OL</sub> = 12mA	Duc level-wo.l	0.5	V
	10L = 8mA	ACC MAIN	СОМ	I <sub>OL</sub> = 24mA			
V <sub>ОН</sub>	Ams- = ROI	Vcc = MIN	MIL NIM = OOV	I <sub>OH</sub> = -2mA	2.4 2.8		V
VOH	High-level output voltage	VCC = MIN	СОМ	I <sub>OH</sub> = -3.2mA	2.4 2.6		V
OZL	Off-state output current †	V <sub>CC</sub> = MAX	Vc = 50V Vcc = MAX	V <sub>O</sub> = 0.4V	Supply current	-100	μΑ
lozh	On state output outront	ACC IMAX		V <sub>O</sub> = 2.4V		100	μΑ
los	Output short-circuit current **	V <sub>CC</sub> = 5V		V <sub>O</sub> = 0V	-30 -70	-130	mA
	MILITARY COMMERCIA	Tas	16R4 16R6 16F	R8 16L8	120	180	
CC	Supply current	V <sub>CC</sub> = MAX	16X4	PARAMETER	160	225	mA
		0.000	16A4		170	240	

## Switching Characteristics Over Operating Conditions

SYMBOL	PA	PARAMETER		TEST	MILITARY			CO	UNIT			
					CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	
ton	Input or feed-	16R6	16R4	16L8			25	45		25	35	ns
<sup>t</sup> PD	back to output	16X4	16A4				30	45		30	40	ns
tCLK	Clock to output of	or feedback	(				15	25		15	25	ns
tPZX	Pin 11 to output e	Pin 11 to output enable except 16L8	3			15	25		15	25	ns	
tPXZ	Pin 11 to output d	isable exce	pt 16L	8	$R_1 = 200\Omega$		15	25		15	25	ns
tony	Input to	16R6	16R4	16L8	$R_2 = 390\Omega$		25	45		25	35	ns
<sup>t</sup> PZX	output enable	16X4	16A4				30	45		30	40	ns
town	Input to	16R6	16R4	16L8			25	45		25	35	ns
<sup>t</sup> PXZ	output disable	16X4	16A4				30	45		30	40	ns
faray	Maximum	16R8	16R6	16R4		14	25		16	25		h 41 1-
<sup>†</sup> MAX	frequency 16X4 16A4		12	22		14	22		MHz			

SYMBOL	DARMAN COMMERCE	PARAMETER MATERIAL PARAMETER				COMMERCIA MIN TYP N		MAX	UNIT
Vcc	Supply voltage	b	4.5	5	5.5	4.75	5	5.25	V
	Width of clock	Low	40	20		35	20		
tw	Width of clock	High	30	10	15	25	10		ns
t <sub>su</sub>	Set up time from input or feedback to clock	CHEA TERSA TERSA	60	38	mor does	50	38		ns
th	Hold time	0.1	0	-15		0	-15		ns
TA	Operating free-air temperature		-55	Executs	at via-a	0	townst	75	°C
TC	Operating case temperature			enutene	125	tso pn	Deerati		°C

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TIT CONDITIONS	EST CONDITIONS	RETEN	MIN TYP	MAX	UNIT
V <sub>IL</sub> *	Low-level input voltage			n voltage	lgni levət-waJ	0.8	V
V <sub>IH</sub> *	High-level input voltage			utvoltage	2 level-rigin	1	VV
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA	oliage	-0.8	-1.5	V
Antil St	Low-level input current †	V <sub>CC</sub> = MAX	V <sub>1</sub> = 0.4V	t current f	ioni leve-0.02	-0.25	mA
Au <sub>IH</sub> as	High-level input current †	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.4V	ut current †	High-level inp	25	μΑ
Arth C	Maximum input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 5.5V	of current	qni mumikaMa	1	mA
VVOLEO	Low-level output voltage	V <sub>CC</sub> = MIN	MIL	I <sub>OL</sub> = 12mA	0.3	0.5	V
	1 <sub>OL</sub> = 24mA	MOD	COM	I <sub>OL</sub> = 24mA			
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MIN	MIL	I <sub>OH</sub> = -2mA	2.4 2.8	-	VV
TOH	Ams.8- = HO	MOD	СОМ	$I_{OH} = -3.2$ mA			
IOZL	Off-state output current †	V <sub>CC</sub> = MAX	N/68/4 - N/	V <sub>O</sub> = 0.4V	on in alcia HO	-100	μΑ
IOZH	VAS. = OV	VCC WIAX		V <sub>O</sub> = 2.4V		100	μΑ
los	Output short-circuit current **	V <sub>CC</sub> = 5V	VGC = 6V	V <sub>O</sub> = 0V	-30 -70	-130	mA
Icc	Supply current	V <sub>CC</sub> = MAX	20X10 20X	8 20X4	120	180	mA
Icc	Supply current	V <sub>CC</sub> = MAX	20L10	a saltaisats	90	165	mA

Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS	MILITARY MIN TYP MA	COMMERCIAL X MIN TYP MAX	UNIT
t <sub>PD</sub>	Input or feed- back to output		35 6	0 35 50	ns
tCLK	Clock to output or feedback	A	20 3	5 20 30	ns
tPXZ/ZX	Pin 13 to output disable/enable except 20L10	$R_1 = 200\Omega$	20 4	5 20 35	ns
t <sub>PZX</sub>	Input to output enable except 20X10	$R_2 = 390\Omega$	35 5	5 35 45	ns
tPXZ	Input to output disable except 20X10	ABJBI	35 5	5 35 45	ns
f <sub>MAX</sub>	Maximum (%)	SRIA	10.5 16	12.5 16	MHz

# **Operating Conditions**

SYMBOL	TOPENIADO VARTEIN XAM GYTPARA	GYT MIM XAM GYTPARAMETER				COM	TYP	MAX	UNIT
VCC	Supply voltage	A Commence of the Commence of	4.5	5	5.5	4.75	5	5.25	V
t <sub>w</sub>	Width of clock	Low	20	10	3	15	10		wit.
·W	Width of clock	High	20	10		15	10		ns
tsu	Set up time from 88 input or feedback to clock	16R8A 16R6A 16R4A	30	15	on Hose	25 †	15		ns
th	Hold time	0	0	-10		0	-10		ns
TA	Operating free-air temperature		-55	mugnic	7 116-0	0	eredo	75	°C
TC	Operating case temperature			aintria	125	geo Buin	a sado		°C

# Electrical Characteristics Over Operating Conditions †Can select 20ns upon customer request.

SYMBOL	PARAMETER	TST CONDITIONS	EST CONDITIONS		MIN TYP	MAX	UNIT
VIL*	Low-level input voltage			agatlov t	Low-level inpu	0.8	V
V VIH*	High-level input voltage			ut voltage	2 I level-riplit	-	V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>1</sub> = -18mA	epatio	-0.8	-1.5	VV
Amiji as o	Low-level input current †	V <sub>CC</sub> = MAX	V <sub>1</sub> = 0.4V	† tnemuo t	-0.02	-0.25	mA
25 HILVA	High-level input current †	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.4V	- † Iriemuo fi	qni level-rigiH	25	μΑ
Aml I	Maximum input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 5.5V	memua tu	Maranum inp	1	mA
VOL	Low-level output voltage 301	Vaa = MINI	MIL	I <sub>OL</sub> = 12mA	duo leva 0.3 a J	0.5	V
		VCC = MIN	СОМ	I <sub>OL</sub> = 24mA			
	AmS- = HO1	JIM	MIL	I <sub>OH</sub> = -2mA	0.4		
VOH	High-level output voltage	VCC = MIN	СОМ	I <sub>OH</sub> = -3.2mA	2.4 2.8		VV
A OZL	VA.0 = Q.V			V <sub>O</sub> = 0.4V		-100	μА
lozh	Off-state output current †	VCC = MAX	- XAM - 00V	V <sub>O</sub> = 2.4V	que state no	100	μΑ
los	Output short-circuit current **	V <sub>CC</sub> = 5V	Va = aaV	V <sub>O</sub> = 0V	-30 -70	-130	mA
Icc I	Supply current	V <sub>CC</sub> = MAX	XAM = maV	- 10	120	180	mA

## Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER			TEST	MIN TY		COMMERC MIN TYP	UNIT	
t <sub>PD</sub>	Input or feed- back to output	out 16R6A 16R4A 16L8A		A3	5 30	15	25	ns	
tCLK	Clock to output	or feedback			1	0 20	10	15	ns
tPZX	Pin 11 to output	in 11 to output enable except 16L8A			1	0 25	10	20	ns
tPXZ	Pin 11 to output disable except 16L8A			$R_1 = 200\Omega$	1	1 25	11	20	ns
<sup>t</sup> PZX	Input to output enable	16R6A 16R4A 16	SL8A	$R_2 = 390\Omega$	Office Soxio	0 30	tugtuo ol luga	25	ns
<sup>t</sup> PXZ	Input to output disable	16R6A 16R4A 16	SL8A		1X0S fgeo	3 30	fugluo el fugn	25	ns
fMAX	Maximum frequency	16R8A 16R6A 16	R4A		20 40	)	28.5 40	A	MHz

SYMBOL	PAITARY COMMERCIA	ORIGINATO YRATI PARAMETER				MIN	MMER O	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
	Mariable of short	Low	20	7		15	7		DO.
ct <sub>w</sub>	Width of clock	High	20	7	3) Tha-6	15	7		ns
t <sub>su</sub>	Set up time from input or feedback to clock	20R8A 20R6A 20R4A	30	15		25	15		ns
th	Hold time	penting Conditions	0	-10	deris	0	-10	esivi	ns
TA	Operating free-air temperat	ure	-55			0	-	75	°C
TC	Operating case temperature	TEST CONDITIONS			125	PARAS		10	°C

**Electrical Characteristics** Over Operating Conditions

FIECUIT	al Characteristics of	er Operating C	onditions					
SYMBOL	PARAMETER		TEST CONDITIONS		l voltage	MIN TYP	MAX	UNI
V <sub>IL</sub> *	Low-level input voltage	Amar ji	NIW = 20 A		egat	nout clamp vo	0.8	V
VIH*	High-level input voltage	A50 = 1A	VCC - MAX		T fnemuo	2 19/91-WO.		V
V <sub>IC</sub>	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA		ן בעותפתו ד	-0.8	-1.5	V
TIL	Low-level input current †	V <sub>CC</sub> = MAX	V <sub>1</sub> = 0.4V		menuo 1	-0.02	-0.25	mA
ΊΗ	High-level input current †	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.4V		enellout	citus lavaluva	25	μΑ
11	Maximum input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 5.5V				1	mA
VOL	Low-level output voltage	V <sub>CC</sub> = MIN	MIL	loL	= 12mA	0.3	0.5	V
٧	8.5 A.2 Amp = 1.01	моо	COM DOV	lOL	= 24mA	ligh-level outp	Н	o.V.,
VOH	High-level output voltage	V <sub>CC</sub> = MIN	MIL OOV	ІОН	= -2mA	2.4 2.8		o v
Am de	OE OE	• • • • • • • • • • • • • • • • • • • •	COM = OOV	ГОН	= -3.2mA			ol-
lozL	0#			VO	= 0.4V		-100	μΑ
lozh	Off-state output current †	VCC = MAX	ver Operating Condition	Vo	= 2.4V	g Charac	100	μΑ
los	Output short-circuit current **	V <sub>CC</sub> = 5V	n l	Vo	= 0V	-30 -90	-130	mA
lcc A	Supply current	V <sub>CC</sub> = MAX		- Sandara		160	210	mA

Switching Characteristics Over Operating Conditions

			TEST	N	HILITAF	RY	COI	CIAL	UNIT	
SYMBOL	PA	ARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONT
t <sub>PD</sub>	Input or feed- back to output	20R6A 20R4A 20L8A			15	30		15	25	ns
†CLK	Clock to output of	or feedback			10	20		10	15	ns
tPZX	Pin 13 to output e	nable except 20L8A			10	25		10	20	ns
tPXZ	Pin 13 to output disable except 20L8A		$R_1 = 200\Omega$		11	25		11	20	ns
<sup>t</sup> PZX	Input to output enable	20R6A 20R4A 20L8A	$R_2 = 390\Omega$		10	30		10	25	ns
<sup>t</sup> PXZ	Input to output disable	20R6A 20R4A 20L8A			13	30		13	25	ns
fMAX	Maximum frequency	20R8A 20R6A 20R4A		20	40		28.5	40		MH

## **Operating Conditions**

SYMBOL	SYT HIM XAM SY PARAMETER	MILITARY COMMERCIAL MIN TYP MAX	UNIT
Vcc	Supply voltage	4.5 5 5.5 4.75 5 5.25	V
TA	Operating free-air temperature	-55 125 0 75	°C

#### **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAMETER	Т	EST CONDITIONS		MIN TYP	MAX	UNIT
V <sub>IL</sub> *	Low-level input voltage	anol	or Operating Condition	teristics ov	t Charso	0.8	V
VIH*	High-level input voltage	вионтимор та	BT	RETER	2	Jo	V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA	anallov	-0.8	-1.5	V
IIL	Low-level input current †	V <sub>CC</sub> = MAX	V <sub>1</sub> = 0.4V	anstiny I	-0.02	-0.25	mA
I <sub>I</sub> H	High-level input current †	V <sub>CC</sub> = MAX	V <sub>I</sub> = 2.4V	5068	ov omgla tuno	25	μΑ
adj so	Maximum input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5V	t menus	unn level-wa	1	mA
VOL	Low-level output voltage	V <sub>1</sub> = 24V	MIL4 = DOV	I <sub>OL</sub> = 4mA	ugnt level-doll	0.5	HI V
Am 1		V <sub>CC</sub> = MIN	СОМ	I <sub>OL</sub> = 4mA	ugni mumixali		il.
v 80	101 12mA 0.3	3(0)	MIL) = OOV	I <sub>OH</sub> = -1mA	gtuo level-wo	1 10	OV
VOH	High-level output voltage	V <sub>CC</sub> = MIN	СОМ	I <sub>OH</sub> = -1mA	2.4 2.8		V
los	Output short-circuit current **	V <sub>CC</sub> = 5V	Ven = MIN	V <sub>O</sub> = 0V	-30 -70	-130	mA
lcc	Supply current	V <sub>CC</sub> = MAX	- 33*		30	45	mA

## Switching Characteristics Over Operating Conditions

SYME	BOL	- 08- na-	-30	PARA	METER	3		TEST	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t <sub>PD</sub>		Input or	feedb	ack to	output		anobi	$R1 = 1.12k\Omega$ $R2 = 2.2k\Omega$	nevO	45	80	syor	45	60	ns
пии	JA XAM	TYP	MHM	XAM	SYT	MIN	TEST	00	5	METER	PARA			Jol	виуа

#### Half Power Series 20A-2 16L8A-2, 16R8A-2, 16R6A-2, 16R4A-2

## **Operating Conditions**

SYMBOL	RAPPER COMMERCES	AMETER	MIN	TYP	Y MAX	COI	MMER(	MAX	UNIT
v <sub>CC</sub>	Supply voltage	4.5	4.5	5	5.5	4.75	5	5.25	ooV.
	20 30 20 30	Low	25	10		25	10	8	ns
tw	Width of clock	High	25	10		25	10		ns
t <sub>su</sub>	Set up time from input or feedback to clock	16R6A-2 16R4A-2 16R8A-2	50	25	om ack to	35	25		ns
th	Hold time 0	0	0	-15		0	-15		ns
TA	Operating free-air temperatur	e	-55	nersqm	125	0	Operall	75	°C

# Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	T CONDITIONS	EST CONDITIONS		MIN TYP MAX	UNIT
VIL*	Low-level input voltage			voltage	8.0 High-level inpu	V
VIH*	High-level input voltage	Am81- = 1	VCC = MIN	egst	o2 gmslp fugnl	V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA	† memu	rugni lev -0.8 / -1.5	V
AIL as	Low-level input current †	V <sub>CC</sub> = MAX	V <sub>1</sub> = 0.4V	durrent †	-0.02 -0.25	mA
AliH	High-level input current †	V <sub>CC</sub> = MAX	V <sub>I</sub> = 2.4V	current	ugni mumixaM 25	μА
l <sub>l</sub>	Maximum input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 5.5V		1	mA
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN	MIL/ = DOV	I <sub>OL</sub> = 12mA	0.3 0.5	o <sup>V</sup>
	:Am (= 5 um)	100	СОМ	I <sub>OL</sub> = 24mA		
Vон	High-level output voltage	V <sub>CC</sub> = MIN	MIL <sup>A</sup> = 55 <sup>V</sup>	I <sub>OH</sub> = -2mA	gluo level-rigiH	o <sup>V</sup>
OH	V = 0.4V		СОМ	I <sub>OH</sub> = -3.2mA		cals
lozL	Off-state output current †	V <sub>CC</sub> = MAX	V <sub>CC</sub> = MAX	V <sub>O</sub> = 0.4V	io-frode Jughi C_100	μΑ
lozh	r- 07- 08- V0 = 0V	· CC W/X	Vë = goV	V <sub>O</sub> = 2.4V	001 Output short-ci	μΑ
los	Output short-circuit current **	V <sub>CC</sub> = 5V	V <sub>CC</sub> = MAX 18	V <sub>O</sub> = 0V	-30 -70 -130	mA
<sup>1</sup> CC	Supply current	V <sub>CC</sub> = MAX			60 90	mA

## Switching Characteristics Over Operating Conditions

SYMBOL	MIN TYP MA	PARAMETER	TÉST CONDITIONS	MILITAI MIN TYP	MAX	COMMERCIAL MIN TYP MA	UNIT
t <sub>PD</sub>	Input or feed- back to output	16L8A-2 16R6A-2 16R4A-2	8L8A-4	25	50	hughuo 25 Abad ;	35 ns
tCLK	Clock to output	or feedback		15	25	15	25 ns
tPXZ/ZX	Pin 11 to output of	lisable/enable except 16L8A-2	$R_1 = 200\Omega$	15	25	15	25 ns
t <sub>PZX</sub>	Input to output enable	16L8A-2 16R6A-2 16R4A-2	$R_2 = 390\Omega$	25	45	eldana 25 juo	35 ns
t <sub>PXZ</sub>	Input to output disable	16R8A-2 16R6A-2 16R4A-2		25	45	25 eldselb lugtuo	35 ns
fMAX	Maximum frequency	16R8A-2 16R6A-2 16R4A-2		14 25	-ABRAr	16 25	МН

#### Quarter Power Series 20A-4 16L8A-4, 16R8A-4, 16R6A-4, 16R4A-4

## **Operating Conditions**

SYMBOL	AND TYP MAN TYP N	AMETER	RET	MIN	TYP	MAX	COM	MERC TYP	MAX	UNIT
Vcc	Supply voltage	6.4		4.5	5	5.5	4.75	vic5ju8	5.25	ooV.
	Width of clock	10004 4 4004 4 40044 4	Low	40	20		30	20		
W	Vidth of clock	16R8A-4 16R6A-4 16R4A-4	High	40	20		30	20		ns
tsu	Set up time from input or feedback to clock	16R8A-4 16R6A-4 16R4A-4	2-A8R	90	45 2000	om ack to	60	45		ns
th	Hold time	0		0	-15		0	-15		ns
TA	Operating free-air temperatur	е		-55	Imperat	125	0 00	Deersti	75	°C

#### Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V <sub>IL</sub> *	Low-level input voltage						0.8	V
VIH*	High-level input voltage			vollage	2	sval-wo	4 7	V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA	voltage	luqni lə	-0.8	-1.5	V
VIII 3.1	Low-level input current †	V <sub>CC</sub> = MAX	V <sub>1</sub> = 0.4V	lage	lov gris	-0.02	-0.25	mA
Adju 25	High-level input current †	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.4V	t menuo	Jugas la	wal-wo	25	μΑ
25 JA	Maximum input current	VCC = MAX	V <sub>1</sub> = 5.5V	current †	el input	igh-lev	H, 1	mA
VOL	Low-level output voltage	V <sub>1</sub> = 8.6V	VCC = MAX JIM	I <sub>OL</sub> = 4mA	luqni m	0.3	0.5	V
v 3.0	E0 AFIST = 10*	VCC = MIN	COM MIM = 30V	I <sub>OL</sub> = 8mA	al outpu			lo <sup>V</sup>
V	Amps + JO	W - ANN	MIL	IOH = -1mA	2.4	2.8		
VOH	High-level output voltage	VCC = MIN	COM VIIM = 30V	IOH = -1 mA	2.4 Igtuo la			V
lozL	Ams.s- HO	MOO		V <sub>O</sub> = 0.4V			-100	μΑ
lozh	Output short-circuit current**	VCC = MAX	Voc = MAX	V <sub>O</sub> = 2.4V	tuqtuo	H-state	0 100	μΑ
los	Output short-circuit current	V <sub>CC</sub> = 5V		V <sub>O</sub> = 0V	-30	-70	-130	mA
AICC OF	Supply current	V <sub>CC</sub> = MAX	16R4A-4 16R6A-4 16	6R8A-4 16L8A-4	no-horte	30	50	mA

# Switching Characteristics Over Operating Conditions

SYMBOL	COMMERCIAL	PARAMETER	TEST	MILITAR MIN TYP	MAX	COMMER MIN TYP	CIAL	UNIT
t <sub>PD</sub>	Input or feed- back to output	16R6A-4 16R4A-4 16L8A-4	CONDIT	35	75	35	55 Igni 55	ns
tCLK	Clock to outpu	t or feedback		20	45	20	35	ns
tPXZ/ZX	Pin 11 to output o	lisable/enable — except 16L8A-4	$R_1 = 800\Omega$	15	40	15	30	ns
<sup>t</sup> PZX	Input to output enable	16R6A-4 16R4A-4 16L8A-4	$R_2 = 1.56k\Omega$	<sub>2-АВНЭ</sub> 30	65	30	50	ns
t <sub>PXZ</sub>	Input to output disable	16R6A-4 16R4A-4 16L8A-4	16R4A-2	30 /	65	30	50	ns
fMAX	Maximum frequency	16R8A-4 16R6A-4 16R4A-4	(6R4A-2	8 A8F9 18	rener	11 18		MHz

# 7

#### **Programming/Verifying Procedure**

NOTES: For programming purposes many PAL pins have double functions.

#### For The PAL 20:

As long as Pin 1 is at HH, Pin 11 is at ground, and Pin 12 is either at HH or Z (as defined in Table 1) — Pins 16, 17, 18, and 19 are outputs. The other pin functions are: I0 (Pin 2) through I7 (Pin 9) plus Pin 12 address the proper row; A0 (Pin 15), A1 (Pin 14), and A2 (Pin 13) address the proper product lines.

When Pin 11 is at HH, Pin 1 is at ground and Pin 19 is either at HH or Z — Pins 12, 13, 14, and 15 are outputs. The other pin functions are: I0 (Pin 2) through I7 (Pin 9) plus Pin 19 address the proper row; A0 (now Pin 18), A1 (now Pin 17), and A2 (now Pin 16) address the proper product lines.

#### For The PAL 24:

As long as Pin 1 is at HH, Pin 13 is at ground and Pin 14 is either at HH or Z (as defined in Table 1) — Pins 19, 20, 21, 22, and 23 are outputs. The other pin functions are: I0 (Pin 2) through I9 (Pin 11) plus Pin 14 address the proper row; A0 (Pin 15), A1 (Pin 16), and A2 (Pin 17) address the proper product lines.

As long as Pin 13 is at HH, Pin 1 is at ground, and Pin 23 is either at HH or Z (as defined in Table 1) — Pins 14, 15, 16, 17, and 18 are outputs. The other pin functions are: 10 (Pin 2) through I9 (Pin 11) plus Pin 23 address the proper row; A0 (Pin 22), A1 (Pin 21), and A2 (Pin 20) address the proper product lines

#### For The PAL 24A:

As long as Pin 1 is at HH, Pin 13 is at ground, and Pin 14 is either at HH or Z (as defined in Table 1) — Pins 19, 20, 21, and 22 are outputs. The other pin functions are: I0 (Pin 2) through I9 (Pin 11) plus Pin 14 address the proper row; A0 (Pin 15), A1 (Pin 16), and A2 (Pin 17) address the proper product lines.

As long as Pin 13 is at HH, Pin 1 is at ground, and Pin 23 is either at HH or Z (as defined in Table 1) — pins 15, 16, 17, and 18 are outputs. The other Pin functions are: I0 (Pin 2) through I9 (Pin 11) plus Pin 23 address the proper row; A0 (Pin 22), A1 (Pin 21), and A2 (Pin 20) address the proper product lines.

#### **Pre-Verification**

- 5.1.1 Raise V<sub>CC</sub> to 5.0 volts.
- 5.1.2 Raise Output Disable pin, OD, to VIHH.
- 5.1.3 Select an input line by specifying Inputs and L/R as shown in Table 1 or Table 2.
- 5.1.4 Select a product line by specifying A0, A1, and A2 one-of-eight select as shown in Table 3, Table 4 or Table 5.
- 5.1.5 Pulse the CLOCK pin and verify (with CLOCK at VIL) that the output pin, O, is in the state corresponding to an unblown fuse.
  - For verified unblown condition, continue procedure from 5.1.3 through 5.1.5.
  - For verified blown condition, stop procedure and reject part.

#### **Programming Algorithm**

- 5.2.1 Raise Output Disable pin, OD, to VIHH
- 5.2.2 Programming pass. For all fuses to be blown:
- 5.2.2.1 Lower CLOCK pin to ground.
- 5.2.2.2 Select an input line by specifying Inputs and L/R as shown in Table 1 or Table 2.
  - 5.2.2.3 Select a product line by specifying A0, A1, and A2 one-of-eight select as shown in Table 3, Table 4 or Table 5.
  - 5.2.2.4 Raise V<sub>CC</sub> to VIHH.
  - 5.2.2.5 Program the fuse by pulsing the output pins of the selected product group -one at a time- to VIHH (as shown in the Programming Waveforms, Section 5.5).
  - 5.2.2.6 Lower VCC to 5.0 volts.
  - 5.2.2.7 Repeat this procedure from 5.2.2.2 until pattern is complete.
- 5.2.3 First verification pass. For all fuse locations:
  - 5.2.3.1 Select an input line by specifying Inputs and L/R as shown in Table 1 or Table 2.
- 5.2.3.2 Select a product line by specifying A0, A1, and A2 one-of-eight select as shown in Table 3, Table 4 or Table 5.
  - 5.2.3.3 Pulse the CLOCK pin and verify (with CLOCK at VIL) that the output pin, O, is in the correct state.
    - For verified output state, continue procedure
    - For overblow condition, stop procedure and reject part.
    - For underblow condition, reexecute steps 5.2.2.4 through 5.2.2.6 and 5.2.2.3. If successful, continue procedure. After three attempts to blow fuse without success, reject part but continue procedure.
  - 5.2.3.4 Repeat this procedure from 5.2.3.1 until the entire array is exercised.
- 5.2.4 High Voltage Verify. For all fuse locations:
  - 5.2.4.1 Raise V<sub>CC</sub> to 5.5 volts.
  - 5.2.4.2 Select an input line by specifying Inputs and L/R as shown in Table 1 or Table 2.
  - 5.2.4.3 Select a product line by specifying A0, A1, and A2 one-of-eight select as shown in Table 3, Table 4 or Table 5.
  - 5.2.4.4 Pulse the CLOCK pin and verify (with CLOCK at VIL) that the output pin, O, is in the correct state.
    - For verified output state, continue procedure
    - For invalid output state, stop procedure and reject part.
  - 5.2.4.5 Repeat this procedure from 5.2.4.1 until the entire array is exercised.

#### 5.2.5 Low Voltage Verify. For all fuse locations:

- 5.2.5.1 Lower V<sub>CC</sub> to 4.5 volts.
- 5.2.5.2 Select an input line by specifying Inputs and L/R as shown in Table 1 or Table 2.
- 5.2.5.3 Select a product line by specifying A0, A1, and A2, one-of-eight select as shown in Table 3, Table 4 or Table 5.
- 5.2.5.4 Pulse the CLOCK pin and verify (with CLOCK at VIL) that the output pin, O, is in the correct


  - For verified output state, continue procedure.
    For invalid output state, continue procedure and reject part.


#### **Programming the Security Fuses**

- 5.3.1 Verify per Section 5.2.4 and 5.2.5.
- 5.3.2 Raise V<sub>CC</sub> to 6 volts.
- 5.3.3 For PAL 20:
- Program the first fuse by pulsing Pin 1 to VP. (From 1 to 5 pulses is acceptable.)
  - Program the second fuse by pulsing Pin 11 to VP. (From 1 to 5 pulses is acceptable.)
- 5.3.4 For PAL 24 and PAL 24A:
- Program the first fuse by pulsing Pin 1 to VP.
   (From 1 to 5 pulses is acceptable.) (From 1 to 5 pulses is acceptable.)
- Program the second fuse by pulsing Pin 13 to VP. (From 1 to 5 pulses is acceptable.)
- 5.3.5 Verify per Section 5.2.4 and 5.2.5:
  - A device is "secure" if either half fails to verify.

#### **5.4 Programming Parameters**

SYMBOL	palification of the parameter of the par	le 1) — Pins 14, 15, 17, functions are: 10 (Pin 2) RETEI as the proper row: AO (Pin	MIN	LIMITS	MAX	UNIT
VIHH	Program-level input voltage	ddress the proper product	11.5	11.75	12	V
emea erit	at VIL) that the output pin. O, is in	Output Program Pulse			50	G Self a
Інно	Program-level input current	OD, L/R	PIn 13	HH is at	50	mA
ne eture en		All other inputs	n function	ig redto er	10	ner at r
ССН	Program Supply Current	aroper row; AQ (PIA T5), AT	STE BE	n 14 addre	900	mA
tVCCP	Pulse Width of V <sub>CC</sub> @ V <sub>IHH</sub>	s at ground, and Pin 23 is	Pin 1	HH te at HH	60	μS
Тр	Program Pulse Width	e 1) — pins 15, 16, 17, and	10	20	50	μS
t <sub>D</sub>	Delay Time	proper row; A0 (Pin 22), A1	100	n 23 addin	plus Pi	ns
	Delay Time after L/R Pin	s proper product lines.	10	ba jua ni	) SA DIII	μS
tD2	V <sub>CCP</sub> Duty Cycle	5.2.4 H		MOISE	20	%
VP	Security Fuse Programming Volta	age	18	18.5	19	V
I <sub>P</sub>	Security Fuse Programming Supp	oly Current bas stugal paivilipse	e vd s	nil Jugal	400	mA
ns ,tA ,0A	Security Fuse Programming Pulse	e Width	10	40	70	μS
Трр	Security Fuse Programming Duty	Cycle SHEET HI MACHE SHEET	t select	rtpis-to-en	50	%
t <sub>RP</sub>	Rise time of output programming	and address pulses	1	1.5	10	V/µS
t <sub>RP</sub>	Rise Time of security fuse progra	mming pulses	o 1 such	1.5	10	V/µS
nuosucing	V <sub>CC</sub> value during security fuse pr	rogramming	5.75	6.0	6.25	10
ne silibet	V <sub>CC</sub> value for first verify	15.15.	4.75	5.0	5.25	q
VCCPP	V <sub>CC</sub> value for High V <sub>CC</sub> verify	ndillon, stop procedure 6	5.4	5.5	5.6	V
	V <sub>CC</sub> value for Low V <sub>CC</sub> verify		4.4	4.5	4.6	





## **Programmer/Development Systems**

VENDOR	PAL 20s (ALL)	PAL 24s (STD)	PAL 24s (FAST)
Data I/O	— LogicPak (Rev-010) — 1427 Card Set	LogicPak (Rev-010)	— LogicPak (Rev-010)
Structured Design	— SD 20/24 — PAL Burner *	— SD 20/24 — PAL Burner*	— SD 20/24 — PAL Burner*
STAG STAG	— PM202 (Rev 3) — PM2200*	— PM202 (Rev 3) — PM2200*	— PM202 (Rev) — PM2200*
DIGELEC X	— UP803 (FAM51) or (FAM52)	— UP803 (FAM51) or (FAM52)	— UP803 (FAM51) or (FAM52)
PROLOG	— M980 РМ9068	HH HH HH Z	
KONTRON	— MPP80S MOD 21	HH HH HH HH HH	29 H HH HH HH 30 C H HH HH HH HH HH

<sup>\*</sup>Means that this version is being qualified.

## **Programming Pin Configurations**

PRODUCTS 0 THRU 31



PRODUCTS 32 THRU 63



03

Z

Z

Z

Z

Z

Z

Z

Z

Z

Z

HH

HH

HH

Z

02

Z

Z

Z

Ζ

Z

Z

Z

Z

Z

01

Z

Z

Z

Z

Z

Z

Z

Z

HH

HH

#### **Voltage Legend**

L = Low-level input voltage, V<sub>IL</sub> H = High-level input voltage, V<sub>IH</sub>

**PRODUCT** 

LINE NUMBER

0, 32

1, 33

2, 34

3, 35

4, 36

5, 37

6, 38

7, 39

8, 40

9, 41

29. 61

30, 62

31, 63

HH

HH = High-level program voltage,  $V_{IHH}$  Z = High impedance (e.g., 10kΩ to 5.0V)

PIN IDENTIFICATION

00

HH

HH

HH

HH

HH

HH

HH

HH

Z

Z

A<sub>2</sub>

Z

Z

Z

Z

HH

HH

HH

HH

Z

Z

A<sub>1</sub>

Z

Z

HH

HH

Z

Z

HH

HH

Z

Z

A<sub>0</sub>

HH

Z

HH

Z

HH

Z

HH

Z

HH

INPUT			PIN	IDE	NTIFI	CATIO	NC	-	AARA
LINE NUMBER	17	16	15	14	13	12	11	10	L/R
0	НН	нн	НН	НН	нн	НН	НН	L	Z
1	HH	НН	НН	НН	HH	HH	НН	Н	Z
2	HH	НН	НН	НН	HH	НН	НН	L	HH
3	HH	НН	НН	НН	HH	НН	HH	Н	HH
4	HH	HH	НН	HH	HH	HH	L	НН	Z
5	HH	НН	НН	НН	HH.	HH	Н	НН	Z
6	HH	НН	НН	НН	НН	НН	L	НН	НН
7	HH	НН	НН	НН	НН	НН	H	HH	НН
8	HH	НН	НН	НН	НН	L	НН	HH	Z
9	HH	HH	НН	НН	HH	Н	НН	НН	Z
10	HH	HH	HH	НН	HH	L	HH	HH	HH
11	HH	HH	НН	НН	HH	Н	HH	НН	HH
12	HH	НН	НН	НН	L	НН	НН	НН	Z
13	HH	НН	НН	НН	Н	НН	НН	НН	Z
14	HH	HH	НН	НН	L	НН	НН	НН	НН
15	HH	HH	HH	HH	H	HH	HH	HH	HH
16	HH	HH	HH	L	НН	HH	НН	НН	Z
17	HH	HH	HH	Н	HH	HH	HH	HH	Z
18	HH	HH	HH	L	HH	HH	HH	НН	HH
19	HH	HH	HH	Н	HH	HH	HH	HH	HH
20	HH	HH	L	НН	HH	HH	HH	HH	Z
21	HH	HH	Н	НН	HH	HH	HH	HH	Z
22	HH	HH	9L	НН	HH	HH	HH	HH	HH
23	HH	HH	H	НН	HH	HH	HH	HH	HH
24	HH	L	HH	HH	HH	HH	HH	HH	Z
25	HH	Н	HH	НН	HH	HH	HH	HH	Z
26	HH	L	HH	НН	HH	HH	HH	HH	HH
27	HH	Н	НН	НН	НН	НН	НН	НН	НН
28	L	HH	НН	НН	НН	НН	НН	НН	Z
29	Н	HH	HH	HH	HH	HH	НН	НН	Z
30	L	HH	HH	НН	HH	НН	НН	НН	HH

Z	Z	HH	Z	Z	HH	Z
Z	Z	НН	Z	Z	HH	HH
Z	Z	НН	Z	HH	Z	Z
Z	Z	НН	Z	HH	Z	HH
Z	Z	НН	Z	HH	HH	Z
Z	Z	НН	Z	HH	HH	HH
Z	НН	Z	Z	Z	Z	Z
Z	HH	Z	Z	Z	Z	HH
Z	HH	Z	Z	Z	HH	Z
Z	HH	Z	Z	Z	HH	HH
Z	HH	Z	Z	HH	Z	e Z
Z	НН	Z	Z	HH	Z	HH
SZ	НН	Z	Z	HH	HH	Z
Z	HH	Z	Z	HH	HH	HH
HH	Z	Z	Z	Z	Z	Z
HH	Z	Z	Z	Z	Z	HH
НН	Z	Z	Z	Z	HH	Z
HH	Z	Z	Z	Z	HH	HH
HH	Z	Z	Z	HH	Z	Z
	Z Z Z Z Z Z Z Z Z Z Z Z Z HH	Z Z Z Z Z Z Z Z Z Z HH Z HH Z HH Z HH	Z Z HH Z Z HH Z Z HH Z Z HH Z Z HH Z Z HH Z Z HH Z	Z Z HH Z Z HH Z Z Z Z Z HH Z	Z Z HH Z HH Z HH Z HH Z HH Z HH Z Z Z HH Z Z Z Z Z Z HH Z Z Z Z Z HH Z Z HH Z Z HH Z HH Z Z Z Z Z Z HH Z	Z Z HH Z HH Z Z HH Z Z HH Z Z Z HH Z Z Z HH Z Z Z HH Z Z HH Z Z Z Z HH Z Z Z Z HH Z Z Z HH Z Z Z HH Z Z HH Z Z HH Z Z HH Z Z Z Z HH Z Z HH Z

H HH HH HH HH HH HH HH

Table 1 Input Line Select

**Table 2 Product Line Select** 

Z

Z

Z

Z

HH

HH

HH

Z

HH

HH

HH

Z

HH

## **Programming Pin Configurations**





## **Voltage Legend**


- L = Low-level input voltage, V<sub>IL</sub> H = High-level input voltage, V<sub>IH</sub>
- HH = High-level program voltage, VIHH  $Z = High impedance (e.g. 10K <math>\Omega$  to 5.0V)


INPUT	PIN IDENTIFICATION										
NUMBER -	l <sub>9</sub>	18	17	16	15	14	13	I <sub>2</sub>	I <sub>1</sub>	10	L/R
0	нн	нн	нн	нн	нн	нн	нн	нн	нн	L	Z
1	НН	НН	НН	НН	НН	НН	НН	НН	НН	Н	Z
2	HH	НН	HH	НН	HH	НН	НН	НН	НН	L	HH
3 4	HH	НН	HH	HH.	HH	HH	HH	HH	НН	Н	HH
4	HH	НН	HH	HH	НН	НН	НН	HH	L	HH	Z
5 6 7 8	HH	НН	НН	НН	НН	НН	НН	НН	Н	НН	Z
6	НН	НН	НН	НН	НН	НН	HH	НН	L	НН	HH
7	HH	НН	НН	НН	НН	НН	НН	НН	Н	НН	HH
	НН	нн	НН	нн	НН	НН	НН	L	НН	нн	Z
9	НН	НН	НН	НН	НН	НН	НН	Н	нн	нн	Z
10	НН	НН	НН	HH	HH	НН	НН	L	НН	НН	НН
11	НН	НН	HH	НН	HH	HH	НН	Н	НН	НН	НН
12	HH	НН	НН	НН	НН	НН	L	НН	HH	НН	Z
13	HH	НН	НН	НН	НН	НН	Н	HH	HH	НН	Z
14	HH	НН	НН	НН	НН	НН	L	НН	HH	НН	HH
15	НН	НН	НН	НН	НН	НН	Н	НН	НН	НН	HH
16	НН	НН	НН	НН	НН	L	НН	НН	НН	НН	Z
17	НН	НН	НН	НН	НН	Н	НН	НН	НН	НН	Z
18	HH	НН	HH	HH	HH	DL.	HH	НН	HH	НН	HH
19	HH	НН	HH	HH	НН	H	HH	НН	HH	HH	HH
20	HH	НН	НН	НН	L	НН	НН	НН	НН	НН	Z
21	HH	НН	НН	НН	Н	НН	НН	НН	НН	НН	Z
22	HH	НН	НН	НН	L	НН	НН	НН	НН	НН	HH
23	HH	НН	НН	НН	Н	НН	HH	НН	HH	НН	HH
24	HH	НН	НН	L	НН	НН	НН	НН	НН	НН	Z
25	HH	НН	НН	Н	НН	НН	НН	нн	нн	НН	Z
26	HH	HH	HH	L	HH	HH	НН	НН	НН	НН	НН
27	НН	НН	HH	H	НН	НН	НН	НН	НН	НН	HH
28	НН	НН	L	НН	НН	НН	НН	НН	НН	НН	Z
29	HH	НН	Н	НН	НН	НН	НН	НН	нн	НН	Z
30	HH	НН	L	НН	НН	НН	НН	НН	нн	НН	НН
31	НН	НН	Н	НН	НН	НН	НН	нн	нн	НН	НН
32	НН	L	НН	НН	НН	НН	НН	нн	нн	НН	Z
33	НН	Н	HH.	НН	НН	НН	НН	нн	нн	нн	Z
34	НН	L	НН	нн	HH	HH	НН	НН	нн	нн	НН
35	НН	Н	HH	НН	НН	НН	нн	НН	нн	НН	НН
36	L	нн	нн	нн	нн	НН	нн	нн	нн	нн	Z
37	Н	НН	нн	нн	нн	нн	нн	нн	нн	нн	Z
38	L	нн	нн	НН	нн	НН	НН	нн	нн	нн	нн
39	Н	НН	НН	НН	нн	нн	НН	нн	нн	нн	нн


PRODUCT LINE NUMBER	PIN IDENTIFICATION										
	04	03	02	01	00	A <sub>2</sub>	A <sub>1</sub>	A			
0, 40	Z	Z	Z	Z	нн	Z	Z	Z			
1, 41	Z	Z	Z	Z	НН	Z	Z	HH			
2, 42	Z	Z	Z	Z	НН	Z	НН	Z			
3, 43	Z	Z	Z	Z	НН	Z	НН	HH			
4, 44	Z	Z	Z	Z	НН	НН	Z	Z			
5, 45	Z	Z	Z	Z	НН	HH	Z	HH			
6, 46	Z	Z	Z	Z	НН	НН	НН	Z			
7, 47	Z	Z	Z	Z	НН	НН	НН	HH			
8, 48	Z	Z	Z	НН	Z	Z	Z	Z			
9. 49	Z	Z	Z	НН	Z	Z	Z	НН			
10, 50	Z	Z	Z	нн	Z	Z	НН	Z			
11, 51	Z	Z	Z	НН	Z	Z	НН	HH			
12, 52	Z	Z	Z	НН	Z	НН	Z	Z			
13, 53	Z	Z	Z	НН	Z	НН	Z	HH			
14, 54	Z	Z	Z	нн	Z	НН	НН	Z			
15, 55	Z	Z	Z	НН	Z	HH	НН	HH			
16, 56	Z	Z	НН	Z	Z	Z	Z	Z			
17, 57	Z	Z	нн	Z	Z	Z	Z	HH			
18, 58	Z	Z	нн	Z	Z	Z	НН	Z			
19, 59	Z	Z	нн	Z	Z	Z	НН	HH			
20, 60	Z	Z	НН	Z	Z	НН	Z	Z			
21, 61	Z	Z	нн	Z	Z	НН	Z	HH			
22, 62	Z	Z	нн	Z	Z	нн	нн	Z			
23, 63	Z	Z	нн	Z	Z	HH	нн	HH			
24, 64	Z	нн	Z	Z	Z	Z	Z	Z			
25, 65	Z	нн	Z	Z	Z	Z	Z	HH			
26, 66	Z	НН	Z	Z	Z	Z	нн	Z			
27, 67	Z	НН	Z	Z	Z	Z	НН	HH			
28, 68	Z	НН	Z	Z	Z	НН	Z	Z			
29, 69	Z	НН	Z	Z	Z	НН	Z	HH			
30, 70	Z	НН	Z	Z	Z	HH	нн	Z			
31, 71	Z	НН	Z	Z	Z	НН	НН	HH			
32, 72	НН	Z	Z	Z	Z	Z	Z	Z			
33, 73	НН	Z	Z	Z	Z	Z	Z	HH			
34, 74	НН	Z	Z	Z	Z	Z	НН	Z			
35, 75	НН	Z	Z	Z	Z	Z	НН	HH			
36, 76	НН	Z	Z	Z	Z	HH	Z	Z			
37, 77	нн	Z	Z	Z	Z	НН	Z	HH			
38, 78	НН	Z	Z	Z	Z	HH	НН	Z			
39, 79	НН	Z	Z	Z	Z	НН	HH	HH			
00, 10	1 11 1	-	-	-	-	1111	THE .	1 11			


**Table 1 Input Line Select** 

**Table 2 Product Line Select** 














## 16C1

















#### 16R8









#### 16R4













12L10

























#### 20X10




#### 20X8




20X4












#### 20R6



#### 20R4





FUNCTION	PART NUMBER
Octal counter	SN54/74LS461
8-bit Up/Down counter	SN54/74LS469
Octal shift register	SN54/74LS498
Multifunction register	SN54/74LS380
10-bit counter	SN54/74LS491
16:1 Mux	SN54/74LS450
Dual 8:1 Mux	SN54/74LS451
Quad 4:1 Mux	SN54/74LS453
10-bit comparator	SN54/74LS460
7-T-2	7
7.9032	
na sa	_

16:1 Mux .....

Dual 8:1 Mux .....

Quad 4:1 Mux .....

10-Bit Comparator ..... 8-36

# Octal Counter SN54/74LS461

#### Features/Benefits

- Octal counter for microprogram-counter. DMA controlle
  - 8 bits match byte boundaries
  - funcia baudante-suff e
  - 24-pin Skinny DIPs saves space
  - a 3-state outside drive bug lines
  - earther shared 93/9 teams well t
  - Expandable in 8-bit increments
  - Expandable in 8-bit increments

#### Description

The LS461 is an 8-bit synchronous counter with parallel load clear, and hold capability. Two function select inputs  $\{I_0,I_1\}$  provide one of four operations which occur synchronously on the clock ICK).

The LOAD operation loads the inputs  $(D_7 - D_0)$  into the output register  $(O_7 - O_0)$ . The CLEAR operation resets the output register to all LOWs. The HOLD operation holds the previous value regardless of clock transitions. The INCREMENT operation adds one to the output register when the carry-in input is TRUE  $(\overline{O} = LOW)$ , otherwise the operation is a HOLD. The carry-out  $(\overline{CO})$  true  $(\overline{O} = LOW)$  when the output register  $(\overline{O} = LOW)$  when the output register  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  when the output register  $(\overline{O} = LOW)$  when the output register  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  when the output register  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  when the output register  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  when the output register  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  when the output register  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  when the output register  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  when the output register  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  when the output register  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  when the output register  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  when the output register  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  are all  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  are all  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  are all  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  are all  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  are all  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  are all  $(\overline{O} = LOW)$  are all  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  are all  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  are all  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  are all  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  are all  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  are all  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  are all  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  are all  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  are all  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  are all  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  are all  $(\overline{O} = LOW)$  and  $(\overline{O} = LOW)$  ar

The output register  $(O_7 - O_9 - Is$  enabled when OE is LOW, and disabled (HI-Z) when OE is HIGH. The output drivers will sink the 24 mA required for many bus interface standards.

Two or more LS461 octal counters may be asscaded to provide larger counters. The operation codes were chosen such that when In is HIGH to may be used to select between LOAD and IMCREMENT as it is program counter LUMP INCREMENT.

#### Function Table

#### Ordering Information

BRUTARBOMBT					
МОЭ		HMSI			
		HMSI Sele			8-2 8-3
		SN54/74L SN54/74L		r n Counter	8-4 8-8
		SN54/74L SN54/74L		egister	8-12 8-16
		SN54/74L		er	8-20

SN54/74LS450 SN54/74LS451 SN54/74LS453 SN54/74LS460

Die Configuration

90 90 A OND 70 65

erre Mono

# Octal Counter SN54/74LS461

#### Features/Benefits

- Octal counter for microprogram-counter, DMA controller and general purpose counting applications
- 8 bits match byte boundaries
- · Bus-structured pinout
- 24-pin Skinny DIP® saves space
- 3-state outputs drive bus lines
- Low current PNP inputs reduce loading
- Expandable in 8-bit increments

#### **Description**

The LS461 is an 8-bit synchronous counter with parallel load, clear, and hold capability. Two function select inputs  $(I_0, I_1)$  provide one of four operations which occur synchronously on the rising edge of the clock (CK).

The LOAD operation loads the inputs  $(D_7-D_0)$  into the output register  $(Q_7-Q_0)$ . The CLEAR operation resets the output register to all LOWs. The HOLD operation holds the previous value regardless of clock transitions. The INCREMENT operation adds one to the output register when the carry-in input is TRUE  $(\overline{Cl} = LOW)$ , otherwise the operation is a HOLD. The carry-out  $(\overline{CO})$  is TRUE  $(\overline{CO} = LOW)$  when the output register  $(Q_7-Q_0)$  is all HIGHs, otherwise FALSE  $(\overline{CO} = HIGH)$ .

The output register ( $Q_7$ – $Q_0$ — is enabled when  $\overline{OE}$  is LOW, and disabled (HI–Z) when  $\overline{OE}$  is HIGH. The output drivers will sink the 24 mA required for many bus interface standards.

Two or more LS461 octal counters may be cascaded to provide larger counters. The operation codes were chosen such that when I<sub>1</sub> is HIGH, I<sub>0</sub> may be used to select between LOAD and INCREMENT as in a program counter (JUMP/INCREMENT).


#### **Function Table**

OE	СК	11	10	CI	D7-D0	Q7-Q0	OPERATION
Н	X	X	X	X	X	Z	HI-Z
L	1	L	L	X	X	L	CLEAR
L	1	L	Н	X	X	Q	HOLD
L	1	Н	L	X	D	D	LOAD
L	1	Н	Н	Н	X	Q	HOLD
L	. 1	Н	Н	L	X	Q plus 1	INCREMENT

#### **Ordering Information**


PART NUMBER	PACKA	GE	TEMPERATURE
SN54LS461	JS, F	001	MIL
SN74LS461	NS, JS	- 28L -	COM

#### Logic Symbol



#### **Die Configuration**

Die size: 140 x 172 mil




TWX: 910-338-2376



#### **Logic Diagram**

Octal Counter



Supply voltage V <sub>CC</sub>	
Input voltage	5.5V
Off-state output voltage	5.5V
Storage temperature	-65° to +150°C

#### **Operating Conditions**

SYMBOL		MIN	TYP	MAX	COI	MMER O	MAX	UNIT	
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V	
TA	Operating free-air temperature			0	125*	0		75	°C
	Width of clock	Low	40			35			
W	t <sub>W</sub> Width of clock	High	30			25			ns
t <sub>su</sub>	Set up time					50			no
th	Hold time	Hold time			00	0	-15		ns

<sup>\*</sup> Case temperature


# **Electrical Characteristics** Over Operating Conditions


SYMBOL	PARAMETER	TE	ST CONDITIONS		MIN	TYP T MAX	UNIT
V <sub>IL</sub>	Low-level input voltage					0.8	V
VIH	High-level input voltage	ALDIAGO	EX-ELLET U		2		V
V,IC	Input clamp voltage	V <sub>CC</sub> = MIN	$I_1 = -18mA$	- G   S0		-1.5	V
IIL	Low-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 0.4V	-		0.25	mA
TIH	High-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.4V	Programme and		25	μΑ
1	Maximum input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5V			1	mA
V Low-lo	Low-level output voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$	MIL	I <sub>OL</sub> = 12mA		0.5	V
VOL	Low-level output voltage	V <sub>IH</sub> = 2V	COM	I <sub>OL</sub> = 24mA		0.5	v
V	High-level output voltage	$V_{CC} = MIN$ $V_{II} = 0.8V$	MIL	I <sub>OH</sub> = -2mA	2.4		V
VOH	riigh-lever output voltage	V <sub>IH</sub> = 2V	COM	I <sub>OH</sub> = -3.2mA	2.4		V
IOZL	Off-state output current	$V_{CC} = MAX$ $V_{IL} = 0.8V$	<b>E</b>	V <sub>O</sub> = 0.4V		-100	μА
lozh	On-state output current	V <sub>IH</sub> = 2V		$V_O = 2.4V$		100	μА
los	Output short-circuit current*	V <sub>CC</sub> = 5.0V	CHILL	VO = OV	-30	-130	mA
Icc	Supply current	V <sub>CC</sub> = MAX	CHIEF Y	- B 80		120 180	mA

<sup>\*</sup> No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. † All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ 

### Switching Characteristics Over Operating Conditions

SYMBOL	DADAMETER	TEST CONDITIONS	M	COI	UNIT				
	PARAMETER	(See Test Load)	MIN	TYP	MAX	MIN	TYP	MAX	UNII
fMAX	Maximum clock frequency	n V		17	-	12.5			MHz
t <sub>PD</sub>	Ci to CO delay	C <sub>1</sub> = 50 pF	MI	35	60		35	50	ns
tPD	Clock to Q	$R_1 = 200\Omega$		20	35		20	30	ns
tPD	Clock to CO	R <sub>2</sub> = 390Ω		55	95		55	80	ns
tPZX	Output enable delay	H2 - 39011		35	55		35	45	ns
tPXZ	Output disable delay			35	55		35	45	ns





# 8-Bit Up/Down Counter SN54/74LS469

#### Features/Benefits

- 8-bit up/down counter for microprogram-counter, DMA controller and general-purpose counting applications
- · 8 bits matches byte boundaries
- Bus-structured pinout
- 24-pin SKINNYDIP™ saves space
- · 3-state outputs drive bus lines
- Low current PNP inputs reduce loading
- Expandable in 8-bit increments

#### **Description**

The 'LS469 is an 8-bit synchronous up/down counter with parallel load and hold capability. Three function-select inputs (LD, UD, CBI) provide one of four operations which occur synchronously on the rising edge of the clock (CK).

The LOAD operation loads the inputs (D7-D0) into the output register (Q7-Q0). The HOLD operation holds the previous value regardless of clock transitions. The INCREMENT operation adds one to the output register when the carry-in input is TRUE (CBI = LOW), otherwise the operation is a HOLD. The carry-out (CBO) is TRUE (CBO = LOW) when the output register (Q7-Q0) is all HIGHs, otherwise FALSE (CBO = HIGH). The DECREMENT operation subtracts one from the output register when the borrow-in input is TRUE (CBI = LOW), otherwise the operation is a HOLD. The borrow-out (CBO) is TRUE (CBO = LOW) when the output register (Q7-Q0) is all LOWs, otherwise FALSE (CBO = HIGH).

The output register (Q7-Q0) is enabled when OE is LOW, and disabled (HI-Z) when OE is HIGH. The output drivers will sink the 24 mA required for many bus-interface standards. Two or more 'LS469 octal up/down counters may be cascaded to provide larger counters.


#### **Function Table**

OE	СК	LD	UD	СВІ	D7-D0	Q7-Q0	OPERATION
Н	X	X	Х	X	X	Z	HI-Z
L	†	L	X	X	D	D	LOAD
L	1	Н	L	Н	X	Q	HOLD
L	t	Н	L	L-	X	Q plus 1	INCREMENT
L	1	Н	Н	Н	X	Q	HOLD
L	1	Н	Н	L	X	Q minus 1	DECREMENT

#### **Ordering Information**


PART NUMBER	PACKA	GE	TEMPERATURE
SN54LS469	JS, F	28L	MIL
SN74LS469	NS, JS	ZOL	COM

#### **Logic Symbol**




#### **Die Configuration**

Die size: 140 x 172 mil



#### **Logic Diagram**

8-Bit Up/Down Counter



Supply voltage V <sub>CC</sub>	7V	1
Input voltage	5.5V	1
Off-state output voltage	5.5V	1
Storage temperature -65° to +15	50° C	

# **Operating Conditions**

SYMBOL	PAF	MIN	TYP	MAX	COI	MMERC TYP	MAX	UNIT	
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V	
TA	Operating free-air temperatur	-55		125*	0		75	°C	
	Width of clock	Low	40	40 35 10					
W	Width of clock	High	30	- 4	1 -	25	The Re		ns
t <sub>su</sub>	Set up time	60	1		50				
th	Hold time	0	-15	7	0	-15		ns	

<sup>\*</sup> Case temperature


# **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS	MIN TYP†	MAX	UNIT
VIL	Low-level input voltage	A CONTRACTOR OF THE PROPERTY O		0.8	V
VIH	High-level input voltage		2		V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN I <sub>I</sub> = -18mA		-1.5	V
IIL	Low-level input current	V <sub>CC</sub> = MAX V <sub>I</sub> = 0.4V		0.25	mA
I <sub>IH</sub>	High-level input current	$V_{CC} = MAX$ $V_{I} = 2.4V$		25	μА
Tip I	Maximum input current	$V_{CC} = MAX$ $V_{I} = 5.5V$		1	mA
VOL	Low-level output voltage	V <sub>CC</sub> = MIN		0.5	V
*OL	Low-level output voltage	$V_{IH} = 2V$ COM $I_{OL} = 24mA$		0.0	
V	High-level output voltage	$V_{CC} = MIN$ $V_{II} = 0.8V$ MIL $I_{OH} = -2mA$	2.4		V
VOH	riigii-level output voltage	$V_{IL} = 0.8V$ $V_{IH} = 2V$ COM $I_{OH} = -3.2m$	A 2.4		V
lozL	Off-state output current	$V_{CC} = MAX$ $V_{II} = 0.8V$ $V_{O} = 0.4V$		-100	μА
IOZH	On-state output current	$V_{IL} = 0.8V$ $V_{O} = 2.4V$		100	μΑ
los	Output short-circuit current*	$V_{CC} = 5.0V$ $V_{O} = 0V$	-30	-130	mA
¹cc	Supply current	V <sub>CC</sub> = MAX	120	180	mA


<sup>\*</sup> No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

#### Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS	MILITARY			CO	UNIT		
	91 (1)	(See Test Load/Waveforms)	MIN	TYP	MAX	MIN	TYP	MAX	Olvill
fMAX	Maximum clock frequency		10.5		and the same of	12.5			MHz
tPD	CBI to CBO delay	C <sub>1</sub> = 50 pF	1	35	60		35	50	ns
tPD	Clock to Q	$R_1 = 200\Omega$	1	20	35		20	30	ns
tPD	Clock to CBO	$R_2 = 390\Omega$		55	95		55	80	ns
tPZX	Output enable delay	12 - 35012		20	45		20	35	ns
tPXZ	Output disable delay			20	45		20	35	ns



<sup>†</sup> All typical values are V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.



# SN54/74LS498

#### Features/Benefits

- · Octal shift register for serial to parallel and parallel to serial applications
- · 8 bits match byte boundaries
- Bus-structured pinout
- 24-pin SKINNYDIP™ saves space
- · 3-state outputs drive bus lines
- · Low current PNP inputs reduce loading
- · Expandable in 8-bit increments

#### **Description**

The LS498 is an 8-bit synchronous shift register with parallel load and hold capability. Two function select inputs (In. In) provide one of four operations which occur synchronously on the rising edge of the clock (CK).

The LOAD operation loads the input (D7-D0) into the output register (Q7-Q0). The HOLD operation holds the previous value regardless of clock transitions. The SHIFT LEFT operation shifts the output register, Q, one bit to the left; Qo is replaced by LIRO. RILO outputs Q7.

The SHIFT RIGHT operation shifts the output register, Q, one bit to the right; Q7 is replaced by RILO. LIRO outputs Q0.

The output register (Q7-Q0— is enabled when OE is LOW, and disabled (HI-Z) when OE is HIGH. The output drivers will sink the 24 mA required for many bus interface standards.

Two or more LS498 octal shift registers may be cascaded to provide larger shift registers as shown in the application section.


#### **Function Table**

OE	CK	11	10	D7-D0	Q7-Q0	OPERATION
Н	X	X	X	X	Z	HI-Z
L	1	L	L	X	L	HOLD
L	1	L	Н	X	SR(Q)	SHIFT RIGHT
L	t	Н	L	X	SL(Q)	SHIFT LEFT
L	1	Н	Н	D	D	LOAD

#### **Ordering Information**


PART NUMBER	PACKA	GE	TEMPERATURE
SN54LS498	JS, F	001	MIL
SN74LS498	NS, JS	28L	COM

#### Logic Symbol



#### **Die Configuration**


Die size: 140 x 172 mil



TWX: 910-338-2376 2175 Mission College Boulevard, Santa Clara, CA 95050 Tel: (408) 970-9700 TWX: 910-338-2374



Octal Shift Register



8

Supply voltage VCC	7V
Input voltage	5.5V
Off-state output voltage	5.5V
Storage temperature -65° to	

# **Operating Conditions**

SYMBOL	P	ARAMETER		MILITARY MIN TYP MAX  4.5 5 5.5			COI	UNIT		
STWIDOL	50 1 V.			MIN	TYP	MAX	MIN	TYP	MAX	
VCC	Supply voltage		4.5	5	5.5	4.75	5	5.25	V	
TA	Operating free-air tempera		-55		125*	0		75	°C	
	ORL 1 SA	Low		40	2	101	35		75 °	ne
t <sub>w</sub>	Width of clock	High		30			25			118
t <sub>su</sub>	Set up time			60	-		50			ns
th	Hold time	ne se la					0	-15		

<sup>\*</sup> Case temperature


# **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAMETER	A PO G	EST CONDITION	S I I I I I	MIN	$TYP^\daggerMAX$	UNIT
VIL	Low-level input voltage			Name and		0.8	V
VIH	High-level input voltage		-CEFF-HI		2		V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	$I_1 = -18mA$	- G   sa		-1.5	V
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = MAX	$V_{\parallel} = 0.4V$	Servanne		0.25	mA
IH	High-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 2.4V			25	μΑ
I <sub>I</sub>	Maximum input current	V <sub>CC</sub> = MAX	$V_1 = 5.5V$			1	mA
VOL	Low-level output voltage	V <sub>CC</sub> = MIN V <sub>IL</sub> = 0.8V	MIL	I <sub>OL</sub> = 12mA		0.5	V
VOL	Low lover output relage	V <sub>IH</sub> = 2V	СОМ	$I_{OL} = 24mA$		0.0	
V	High-level output voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$	MIL	I <sub>OH</sub> = -2mA	2.4		V
VOH	riigh-level output voltage	V <sub>IH</sub> = 2V	СОМ	$I_{OH} = -3.2 \text{mA}$	2.4		V
lozL	Off-state output current	$V_{CC} = MAX$ $V_{IL} = 0.8V$		V <sub>O</sub> = 0.4V		-100	μΑ
lozh	On state output current	V <sub>IH</sub> = 2V		V <sub>O</sub> = 2.4V		100	μΑ
los	Output short-circuit current*	V <sub>CC</sub> = 5.0V		V <sub>O</sub> = 0V	-30	-130	mA
<sup>1</sup> CC	Supply current	V <sub>CC</sub> = MAX				120 180	mA


<sup>\*</sup> No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

# Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS	N	ILITAF	RY	COI	UNIT		
STIVIBOL	PARAMETER	(See Test Load )	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
fMAX	Maximum clock frequency		10.5	11	100	12.5			MHz
tPD	I0, I1 to LIRO, RILO	C <sub>I</sub> = 50 pF		35	60		35	50	ns
tPD	Clock to Q	$R_1 = 200\Omega$		20	35		20	30	ns
t <sub>PD</sub>	Clock to LIRO, RILO	$R_2 = 390\Omega$		55	95		55	80	ns
t <sub>PZX</sub>	Output enable delay	n <sub>2</sub> - 39011		35	55		35	45	ns
tPXZ	Output disable delay			35	55		35	45	ns



<sup>†</sup> All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C



# **Multifunction Octal Register** SN54/74LS380

#### Features/Benefits

- Octal Register for general purposes interfacing applications
- 8 bits match byte boundaries
- Bus-structured pinout
- 24-pin SKINNYDIP™ saves space
- 3-state outputs drive bus lines
- . Low current PNP inputs reduce loading

#### **Description**

The LS380 is an 8-bit synchronous register with parallel load, load complement, preset, clear, and hold capacity. Four control inputs ( $\overline{\text{LD}}$ , POL,  $\overline{\text{CLR}}$ ,  $\overline{\text{PR}}$ ) provide one of four operations which occur synchronously on the rising edge of the clock (CK). The LS380 combines the features of the LS374, LS377, LS273 and LS534 into a single 300 mil wide package.

The LOAD operation loads the inputs (D<sub>7</sub>-D<sub>0</sub>) into the output register (Q7-Q0), when POL is HIGH, or loads the compliment of the inputs when POL is LOW. The CLEAR operation resets the output register to all LOWs. The PRESET operation presets the output register to all HIGHs. The HOLD operation holds the previous value regardless of clock transitions. CLEAR overrides PRESET, PRESET overrides LOAD, and LOAD overrides HOLD.

The output register (Q7-Q0- is enabled when OE is LOW, and disabled (HI-Z) when OE is HIGH. The output drivers will sink the 24 mA required for many bus interface standards.


#### **Function Table**

оc	CLK	CLR	PR	LD	POL	D7-D0	Q7-Q0	OPERATION
Н	X	X	X	X	X	X	Z	HI-Z
L	1	L	X	X	X	X	ZI L BI	CLEAR
L	1	Н	L	X	X	X	H a	PRESET
L	1	Н	н	Н	. X	X	Q	HOLD
L	t	Н	Н	L	Н	D	D	LOAD true
L	1	Н	Н	L	L	D	D	LOAD comp

#### **Ordering Information**


PART NUMBER	PACKA	GE	TEMPERATURE
SN54LS380	JS, F	001	MIL
SN74LS380	NS, JS	28L	COM

#### Logic Symbol




#### **Die Configuration**

Die size: 140 x 172 mil



# Logic Diagram

**Octal Register** 



Supply voltage V <sub>CC</sub>	7V
Input voltage	
Off-state output voltage	5.5V
Storage temperature	-65° to +150°C

# **Operating Conditions**

SYMBOL	РА	PARAMETER			RY	COI	UNIT			
	24 vgc			TYP	MAX	MIN	TYP	MAX	ONIT	
Vcc	Supply voltage					4.75	5	5.25	V	
TA	Operating free-air temperature			-	125*	0		75	°C	
+	Width of clock	High	40	2	101	40				
, M	Width of clock	Low	35			35			ns	
t <sub>su</sub>	Set up time					50				
th	Hold time		0	-15		0	-15		ns	

<sup>\*</sup> Case temperature


# **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAMETER	( 100 L	TEST CONDITIONS	3	A Ira	MIN	TYP T MAX	UNIT
VIL	Low-level input voltage		1-O-11-	ST.			0.8	V
VIH	High-level input voltage			- Bar		2		V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	$I_1 = -18mA$		a lso		-1.5	V
IIL	Low-level input current	V <sub>CC</sub> = MAX	$V_1 = 0.4V$	4			0.25	mA
IH	High-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 2.4V		-		25	μΑ
1	Maximum input current	V <sub>CC</sub> = MAX	$V_{  } = 5.5V$	- 1	Localism		1	mA
VOL	Low-level output voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$	MIL	loL	= 12mA		0.5	V
*OL	2011 level output voltage	V <sub>IH</sub> = 2V	СОМ	IOL	= 24mA		0.5	
V -	1001-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-	$V_{CC} = MIN$ $V_{IL} = 0.8V$	MIL	Іон	= -2mA	0.4		
VOH	High-level output voltage	V <sub>IH</sub> = 2V	СОМ	ГОН	= -3.2mA	- 2.4		V
IOZL	Off-state output current	$V_{CC} = MAX$ $V_{II} = 0.8V$	L-SET III	v <sub>O</sub>	= 0.4V		-100	μΑ
lozh	On state output current	$V_{IL} = 0.8V$ $V_{IH} = 2V$		Vo	= 2.4V		100	μΑ
los	Output short-circuit current*	V <sub>CC</sub> = 5.0V		VO	= 0V	-30	-130	mA
<sup>1</sup> CC	Supply current	V <sub>CC</sub> = MAX					120 180	mA

<sup>\*</sup> No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

#### Switching Characteristics Over Operating Conditions


SYMBOL	PARAMETER	TEST CONDITIONS	MILITARY			COMMERCIAL			UNIT
		(See Test Load)	MIN	TYP	MAX	MIN	TYP	MAX	01111
fMAX	Maximum clock frequency	C - 50pE	10.5			12.5			MHz
t <sub>PD</sub>	Clock to Q	$C_L = 50pF$ $R_1 = 200\Omega$		20	35		20	30	ns
t <sub>PZX</sub>	Output enable delay	$R_2 = 390\Omega$		35	55		35	45	ns
t <sub>PXZ</sub>	Output disable delay	n <sub>2</sub> - 39011		35	55		35	45	ns



<sup>†</sup> All typical values are at V<sub>CC</sub> = 5V. T<sub>A</sub> = 25°C

**Application** 

16-Bit Register



# 10-Bit Counter SN54/74LS491

# Features/Benefits

- CRT vertical and horizontal timing generation
- Bus-structured pinout
- 24-pin SKINNYDIP™ saves space
- 3-state outputs drive bus lines
- Low current PNP inputs reduce loading

#### **Description**

**Function Table** 


The ten-bit counter can count up, count down, set, and load 2 LSB's, 2 MSB's and 6 middle bits high or low as a group. All operations are synchronous with the clock. SET overrides LOAD, COUNT and HOLD. LOAD overrides COUNT. COUNT is conditional on CIN, otherwise it holds.

All outputs are enabled when  $\overline{\text{OE}}$  is low, otherwise HIGH-Z. The 24 mA I $_{\text{OL}}$  outputs are suitable for driving RAM/PROM address lines in video graphics systems.

#### **Ordering Information**

PART NUMBER	PACKA	PACKAGE TEMPE		
SN54LS491	JS, F	001	MIL	
SN74LS491	NS, JS	- 28L	COM	


#### **Logic Symbol**



# **Die Configuration**

#### Die size: 140 x 172 mil

OE	СК	SET	LD	CNT	CIN	ŪP	D9-D0	Q9-Q0	OPERATION
Н	X	X	X	X	X	X	X	Z	HI-Z
L	†	Н	X	X	X	X	X	Н	Set all HIGH
L	1	L	L	X	X	X	D	D	LOAD D
L	†	L	Н	Н	X	X	X	Q	HOLD
L	†	L	Н	L	Н	X	X	Q	HOLD
L	1	L	Н	L	L	L	X .	Q plus 1	Count UP
L	1	L	Н	L	L	Н	X	Q minus 1	Count DN




TWX: 910-338-2376

Monolithic MMI

**Logic Diagram** 

10-Bit Up/Down Counter



8

Supply voltage V <sub>CC</sub>	7V
Input voltage	
Off-state output voltage	5.5V
Storage temperature -65°	to +150°C

# **Operating Conditions**

SYMBOL	PAF	MIN	ILITAF TYP	MAX	COI	MMER O	MAX	UNIT	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	4.75	5	5.25	V	
TA	Operating free-air temperature			0	125*	0		75	°C
	Width of clock  High Low		40			40			
tw			35			35			ns
t <sub>su</sub>	Set up time		60			50		7 11 7	no
th	Hold time		0	-15	119	0	-15		ns

<sup>\*</sup> Case temperature


# **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP† MAX	UNIT
VIL	Low-level input voltage		lane and		0.8	V
VIH	High-level input voltage		De 5	2		V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN I <sub>I</sub> = -18mA			-1.5	V
IIL	Low-level input current	$V_{CC} = MAX$ $V_I = 0.4V$			0.25	mA
Iн	High-level input current	$V_{CC} = MAX$ $V_{I} = 2.4V$			25	μА
11	Maximum input current	$V_{CC} = MAX$ $V_{I} = 5.5V$	TH 8 180		1	mA
VOL	Low-level output voltage	V <sub>CC</sub> = MIN V <sub>II</sub> = 0.8V MIL	I <sub>OL</sub> = 12mA		0.5	V
VOL	10 104	V <sub>IH</sub> = 2V COM I <sub>OL</sub>			0.5	V
Vон	High-level output voltage	V <sub>CC</sub> = MIN MIL V <sub>IL</sub> = 0.8V	I <sub>OH</sub> = -2mA	2.4		V
VOH	riigiriever output voitage	V <sub>IH</sub> = 2V COM	I <sub>OH</sub> = -3.2mA	2.4		V
IOZL	Off-state output current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 0.4V		-100	μΑ
lozh	On-state output current	$V_{IL} = 0.8V$ $V_{IH} = 2V$	V <sub>O</sub> = 2.4V		100	μΑ
los	Output short-circuit current*	V <sub>CC</sub> = 5.0V	V <sub>O</sub> = 0V	-30	-130	mA
Icc	Supply current	V <sub>CC</sub> = MAX	THE 9 140		120 180	mA

<sup>\*</sup>No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

# Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load)	MIN	TYP	MAX	COMMERCIAL MIN TYP MAX		MAX	UNIT
fMAX	Maximum clock frequency	C <sub>1</sub> = 50pF		M	CINI	12.5			MHz
t <sub>PD</sub>	Clock to Q	$C_L = 50pF$ $R_1 = 200\Omega$		20	35		20	30	ns
tPZX	Output enable delay	$R_2 = 390\Omega$	17	35	55		35	45	ns
t <sub>PXZ</sub>	Output disable delay	n2 - 39012		35	55		35	45	ns




<sup>†</sup> All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C

#### **Application**

10:1 MHA SN54/74LS450

#### **CRT Horizontal Timing and Blanking**



# 16:1 Mux SN54/74LS450

#### Features/Benefits

- 24-pin SKINNYDIP™ saves space
- Similar to 74150 (Fat DIP)
- Low current PNP inputs reduce loading


# **Ordering Information**

PART NUMBER	PACKA	GE	TEMPERATURE
SN54LS450	JS, F	28L	MIL
SN74LS450	NS, JS	28L	COM

# **Description**

The 16:1 Mux selects one of sixteen inputs, E0 through E15, specified by four binary select inputs, A, B, C, and D. The true data is output on Y and the inverted data on W. Propagation delays are the same for both inputs and addresses and are specified for 50 pF loading. Outputs conform to the standard 8 mA LS totem pole drive standard.

#### **Logic Symbol**





#### **Function Table**

	SEL	OUTPUT W Y			
D	III CAO	В	A	VV	T
L	L	L	L	EO	E0
L	L	L	Н	E1	E1
L	L	Н	L	E2	E2
L	L	Н	Н	E3	E3
L	Н	L	L	E4	E4
L	Н	L	Н	E5	E5
L	Н	Н	L	E6	E6
L	Н	Н	Н	E7	E7
Н	L	L	L	E8	E8
Н	L	L	Н	E9	E9
Н	L	Н	L	E10	E10
Н	L	Н	Н	E11	E11
Н	Н	L	L	E12	E12
Н	Н	L	Н	E13	E13
Н	Н	Н	L	E14	E14
Н	Н	Н	Н	E15	E15

#### **Die Configuration**

Die size: 140 x 131 mil





Supply voltage V <sub>CC</sub>	7V
Input voltage	5.5V
Off-state output voltage	5.5V
Storage temperature65° to +15	0°C

# **Operating Conditions**

SYMBOL	PARAMETER	N.	MILITARY				COMMERCIAL			
	PANAMETER	MIN	NOM	MAX	MIN	NOM	MAX	UNIT		
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V		
TA	Operating free-air temperature	-55	TORON TORON	125*	0		75	°C		

<sup>\*</sup> Case temperature


# **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAMETER	1	EST CONDITION	S	MIN	TYP+ MAX	UNIT
VIL	Low-level input voltage			E3 4		0.8	V
VIH	High-level input voltage			I bearing to	2		V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA	- Commission		-1.5	V
IIL	Low-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 0.4V			0.25	mA
TIH	High-level input current	V <sub>CC</sub> = MAX	$V_1 = 2.4V$	11 "		25	μА
1	Maximum input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5V			1	mA
VOL	Low-level output voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$ $V_{IH} = 2V$		I <sub>OL</sub> = 8mA		0.5	V
V	High-level output voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$	MIL	I <sub>OH</sub> = -2mA	2.4		V
VOH	High-level output voltage	V <sub>IH</sub> = 2V	СОМ	$I_{OH} = -3.2 \text{mA}$	2.7		
los	Output short-circuit current*	V <sub>CC</sub> = 5.0V	7111111	V <sub>O</sub> = 0V	-30	-130	mA
Icc	Supply current	V <sub>CC</sub> = MAX		and the same		60 100	mA

<sup>\*</sup> No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

# Switching Characteristics Over Operating Conditions


SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load)	MILITARY MIN TYP MAX			COMMERCIAL MIN TYP MAX			UNIT
t <sub>PD</sub> Any	Any input to Y or W	$C_L = 50  pF$ $R_1 = 560  \Omega$		25	45		25	40	ns
		$R_2 = 1.1k\Omega$							



 $<sup>\</sup>dagger$  All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ 

### **Application**





# **Dual 8:1 Mux** SN54/74LS451


#### Features/Benefits

- 24-pin SKINNYDIP™ saves space
- Twice the density of 74LS151
- · Low current PNP inputs reduce loading

# **Ordering Information**

PART NUMBER	PACKAG	GE	TEMPERATURE
SN54LC 51	JS, F	001	MIL
SN74LS451	NS, JS	28L	СОМ

# Logic Symbol




#### **Description**

The Dual 8:1 Mux selects one of eight inputs, D0 through D7, specified by three binary select inputs, A, B, and C. The true data is output on Y when strobed by S. Propagation delays are the same for inputs, addresses and strobes and are specified for 50 pF loading. Outputs conform to the standard 8 mA LS totem pole drive standard.


#### **Function Table**

INPUTS		OUTPUTS		
SELECT		STROBE	V	
С	В	Α	S	Y
X	X	X	Н	Н
L	L	L	L	D0
L	L	Н	L	D1
L	Н	L	L	D2
L	Н	Н	L	D3
Н	L	L	L	D4
Н	L	Н	L	D5
Н	Н	L	L	D6
Н	Н	Н	L	D7

#### **Die Configuration**







Supply voltage V <sub>CC</sub>	7V
Input voltage	5.5V
Off-state output voltage	5.5V
Storage temperature	0°C

# **Operating Conditions**

SYMBOL	PARAMETER		MILITARY				COMMERCIAL			
	PARAMETER	MIN	NOM	MAX	MIN	NOM	MAX	UNIT		
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V		
TA	Operating free-air temperature	-55		125*	0		75	°C		

<sup>\*</sup> Case temperature


### **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAMETER	Т	EST CONDITIONS		MIN	$TYP^\dagger$ MAX	UNIT
V <sub>IL</sub>	Low-level input voltage	-de				0.8	V
VIH	High-level input voltage				2		V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	$I_1 = -18mA$	U G   +0:		-1.5	V
1 <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 0.4V	Proposition and		0.25	mA
<sup>I</sup> IH	High-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 2.4V			25	μΑ
I <sub>I</sub>	Maximum input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5V			1	mA
VOL	Low-level output voltage	V <sub>CC</sub> = MIN V <sub>IL</sub> = 0.8V V <sub>IH</sub> = 2V		I <sub>OL</sub> = 8mA		0.5	V
VOH	High-level output voltage	V <sub>CC</sub> = MIN V <sub>IL</sub> = 0.8V	MIL	I <sub>OH</sub> = -2mA	2.4		V
VOH	riigii-level output voltage	V <sub>IH</sub> = 2V	СОМ	$I_{OH} = -3.2 \text{mA}$	2.4		V
los	Output short-circuit current*	V <sub>CC</sub> = 5.0V		V <sub>O</sub> = 0V	-30	-130	mA
Icc	Supply current	V <sub>CC</sub> = MAX		L B Ner		60 100	mA


<sup>\*</sup> No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

# Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load)	MILITARY MIN TYP MAX			COMMERCIAL MIN TYP MAX			UNIT
tpD Any input to Y	Any input to V	C <sub>L</sub> = 50 pF		25	45		05	40	no
	Any input to Y	$R_1 = 560\Omega$ $R_2 = 1.1k\Omega$	2	25	45		25		ns



 $<sup>\</sup>dagger$  All typical values are at  $V_{CC}$  = 5V,  $T_A$  = 25° C



# Quad 4:1 Mux SN54/74LS453


**Ordering Information** 

#### Features/Benefits

- 24-pin SKINNYDIP™ saves space
- Twice the density of 74LS153
- · Low current PNP inputs reduce loading

PART NUMBER	PACKAGE		TEMPERATURE		
SN54LS453	JS, F	28L	MIL		
SN74LS453	NS, JS	- ZOL -	COM		

#### Logic Symbol




#### **Description**

The guad 4:1 Mux selects one of four inputs, C0 through C3, specified by two binary select inputs, A and B. The true data is output on Y. Propagation delays are the same for inputs and addresses and are specified for 50 pF loading. Outputs conform to the standard 8 mA LS totem pole drive standard.

#### **Die Configuration**

Die size: 140 x 131 mil




#### **Function Table**

SEL	ECT	OUTPUTS
В	Α	
L	L	C0
L	Н	C1
Н	L	C2
Н	Н	C3

TWX: 910-338-2376 2175 Mission College Boulevard, Santa Clara, CA 95050 Tel: (408) 970-9700 TWX: 910-338-2374



4Y 3Y 2Y 1Y 4C3



## **Absolute Maximum Ratings**

Supply voltage V <sub>CC</sub>	7V
Input voltage	5.5V
Off-state output voltage	
Storage temperature -65° to +150	0°C

## **Operating Conditions**

SYMBOL	PARAMETER		MILITARY COMMERCIAL			CIAL	LINUT	
	ALES	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air temperature	-55		125*	0		75	°C

<sup>\*</sup> Case temperature

#### **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAMETER		EST CONDITIONS	103 4	MIN	$TYP^{\dagger}MAX$	UNIT
VIL	Low-level input voltage	LAFGE		Schools S.		0.8	V
VIH	High-level input voltage	HAGE		PMD07LT ROTTER	2		V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA	2001 5 1		-1.5	V
- I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 0.4V	January 1988		0.25	mA
TIH	High-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.4V			25	μΑ
1	Maximum input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5V			1	mA
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN V <sub>IL</sub> = 0.8V V <sub>IH</sub> = 2V		I <sub>OL</sub> = 8mA		0.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MIN V <sub>II</sub> = 0.8V	MIL	I <sub>OH</sub> = -2mA	2.4		V
VOH	ringir ioro: octput voltago	V <sub>IH</sub> = 2V	СОМ	$I_{OH} = -3.2 \text{mA}$	2.7		
los	Output short-circuit current*	V <sub>CC</sub> = 5.0V		V <sub>O</sub> = 0V	-30	-130	mA
Icc	Supply current	V <sub>CC</sub> = MAX		- 8 jets		60 100	mA


<sup>\*</sup>No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

## Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER	RAMETER		TYP	MAX	MIN	MMER(	MAX	UNIT
t <sub>PD</sub>	Any input to Y	$C_{L} = 50 \text{ pF}$ $R_{1} = 560\Omega$ $R_{2} = 1.1 \text{k}\Omega$		25	45		25	40	ns

#### Standard Test Load

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C



#### Features/Benefits

- · True and complement comparison status outputs
- 24-pin SKINNYDIP™ saves space
- . Low current PNP inputs reduce loading
- Expandable in 10-bit increments

#### Description


The'LS460 is an 10-bit comparator with true and complement comparison status outputs. The device compares two 10-bit data strings (Ag-A<sub>0</sub> and Bg-B<sub>0</sub>) to establish if this data is Equivalent (EQ = HIGH and NE = LOW) or Not Equivalent (EQ = LOW and NE = HIGH).

Outputs conform to the usual 8mA LS totem-pole drive standard.

#### **Ordering Information**


PART NUMBER	PACKAGE	TEMP
SN54LS460	JS, F	MIL
SN74LS460	NS, JS	COM

#### Logic Symbol




## **Die Configuration**

Die size: 140 x 131 mil



#### **Function Table**

A9-A-	B9-B0	EQ	NE	OPERATION	
A	A	Н	L	} Equivalent (A = B)	
В	В	Н	L	Equivalent (A - B)	
А	В	L	Н	Not Equivalent (A ≠ B)	



## **Absolute Maximum Ratings**

Supply voltage VCC	7V
Input voltage	5.5V
Off-state output voltage	5.5V
Storage temperature -6	5° to +150°C

## **Operating Conditions**

SYMBOL	PARAMETER		MILITARY			co			
	PARAMETER		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	-	4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air temperature		-55	1 5	125*	0		75	°C

<sup>\*</sup> Case temperature

## **Electrical Characteristics** Over Operating Conditions


SYMBOL	PARAMETER	Т	EST CONDITIONS	and the second	MIN	TYP† MAX	UNIT
VIL	Low-level input voltage			Samuel		0.8	V
VIH	High-level input voltage			P 18	2		V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA	and the same of		-1.5	V
IL	Low-level input current	VCC = MAX	$V_{1} = 0.4V$	- Lancardon		0.25	mA
1 <sub>IH</sub>	High-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 2.4V	2 40		25	μА
1	Maximum input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5V			1	mA
VOL	Low-level output voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$ $V_{IH} = 2V$	FGE	I <sub>OL</sub> = 8mA		0.5	V
VOH	High-level output voltage	V <sub>CC</sub> = MIN V <sub>IL</sub> = 0.8V	MIL	I <sub>OH</sub> = -2mA	2.4		V
VOH	OH Trigri-level output voltage	V <sub>IH</sub> = 2V	СОМ	$I_{OH} = -3.2 \text{mA}$			
los	Output short-circuit current*	V <sub>CC</sub> = 5.0V		V <sub>O</sub> = 0V	-30	-130	mA
lcc	Supply current	V <sub>CC</sub> = MAX		- Income		60 100	mA

<sup>\*</sup> No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

## Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load')	MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT
t <sub>PD</sub>	Any input to EQ or NE	$C_L = 50 \text{ pF}$ $R_1 = 560\Omega$ $R_2 = 1.1 \text{k}\Omega$	25 45	25 40	ns


#### Standard Test Load



<sup>†</sup> All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C


#### **Application**

10-Bit Up Counter/Down Counter Comparator



#### Application

#### 10-Bit Up Counter/Down Counter Comparator



Introduction **Military Products Division** PROM ROM **Character Generators** PLETM. PAL®/HAL® Circuits HMSI™ **FIFO** Memory Support Series 10 Arithmetic Elements and Logic Multipliers/Dividers 12 Interface 15 General Information 14 Package Drawings Representatives/Distributors

The following selection guides are designed to simplify the choice of the particular function to fit the specific application.

## First-In First-Out (FIFO)

ORGANIZATION	FREQUENCY	CASCADABLE	STAND ALONE
COM 64x4	16.7 MHz	C67401B	67401B
COM 64x5	16.7 MHz	C67402B	67402B
COM 64x4	15 MHz	C67401A	67401A
COM 64x5	15 MHz	C67402A	67402A
COM 64x4	10 MHz	C67401	67401
COM 64x5	10 MHz	C67402	67402
MIL 64x4	10 MHz	C57401A	57401A
MIL 64x5	10 MHz	C57402A	57402A
MIL 64x4	7 MHz	C57401	57401
MIL 64x5	7 MHz	C57402	57402
COM 64x4	5 MHz	67L401	67L401

## Contents

FIFO Selection Guid	de	9-2
FIFO Contents		9-2
"FIFOs' Rubber-Ban System Together"	nd Memories to Hold Your	9-3
C57/67401		-
	Cascadable	9-8
C57/67402	Cascadable	9-8
C57/67401A	Cascadable	9-8
C57/67402A	Cascadable	9-8
C67/401B	Cascadable	9-8
C67/402B	Cascadable	9-8
57/67401	Standalone	9-20
57/67402	Standalone	9-20
57/67401A	Standalone	9-20
57/67402A	Standalone	9-20
67401B	Standalone	9-20
67402B	Standalone	9-20
67L401	Low Power Cascadable	9-31

# FIFOs: Rubber-Band Memories to Hold Your System Together

Chuck Hastings

#### Introduction lew as lebom tid-2 s privat not necessarily

Data-rate matching problems are a very basic part of the life of a builder of digital systems. Some important electromechanical devices such as disk drives produce or absorb data at totally inflexible rates governed by media recording densities and by the speeds at which small electric motors are naturally willing to rotate. Other devices such as letter-quality printers have maximum data rates beyond which they cannot be hurried up, and which are relatively slow compared to the rates of other devices in the system.

Microprocessors and their associated main memories are generally faster and more flexible than other system components, but often operate with severly degraded efficiency if they must be diverted from their main tasks every few milliseconds to handle data-ready interrupts for individual dribs and drabs of data. While "one day at a time" may be a sound principle by which to live your life, "one bit at a time" or even "one byte at a time" is not a philosophy by which to make your microprocessor live if you want the best possible service from it.

Today there are components called "FIFOs" which let you keep your hardware design simple, and let each portion of your system see the data rate which it wants to see, and yet let you avoid hobbling the performance of your software by constantly interrupting your microprocessor, or even by intermittently halting it in order to let DMA (Direct Memory Access) circuits take over control of the main memory for a short time. FIFOs may be thought of as "elastic storage" devices — "logical rubber bands" between the different parts of your system, which stretch and go slack so that data rates between different subsystems do not need to match up on a short-term microsecond-bymicrosecond basis, but only need to average out to be the same over a much longer period of time.

This tutorial paper both describes what FIFOs are in general, and introduces the 64x4 and 64x5 Monolithic Memories FIFOs in particular.

#### What is a FIFO?

FIFO is one of those made-up words, or acronyms, formed from the initials of a phrase — in this case, "First-In, First-Out." Originally, the phrase "First-In, First-Out" came from the field of operations research, where it describes a queue discipline which may be applied to the processing of the elements of any queue or waiting line. There is also a LIFO, or "Last-In, First-Out" queue discipline. The terms FIFO and LIFO have also been used for many years by accountants to describe formal procedures for allocating the costs of items withdrawn from an inventory, where these items have been bought over a period of time at varying prices.

You can probably think of some simple, everyday objects which in some manner behave according to the FIFO queue discipline. For instance, little two-seater cable-drawn boats are drawn through an amusement park tunnel of love one by one, and must emerge from the other end in the same order in which they entered the tunnel — "First-In, First-Out." The old-time coin dispensers used by the attendants at such amusement park features, or by city bus drivers, are "buffer storage" devices for coins which handle the coins in this same manner. (See Figure 1.)




Figure 1. Primitive Mechanical FIFO Device

Notice also that the input of a coin into one of the tubes of such a coin dispenser through the slot at the top, and the output of a coin at the bottom of that tube when the lever for that tube is pushed, are completely independent events which do not have to be synchronized in any way, as long as the tube is neither totally empty nor totally full. However, if the tube fills up completely, a coin inserted into the slot will not go into the tube. Likewise, if the tube empties out completely, no coin is released from the tube at the bottom when the lever is pressed. The coin tube thus behaves as an asynchronous FIFO. Keep this homely example in mind.

In computer technology, both the FIFO queue discipline and the LIFO queue discipline are frequently used to control the insertion and withdrawal of information from a buffer memory, or from a dedicated buffer region of some larger memory. In input/output programming practice, a FIFO memory region is sometimes referred to as a *circular buffer*, and in programming for computer-controlled telephone systems it is called a hopper. A LIFO memory region is usually referred to as a *stack*.

Both FIFO and LIFO memories have frequently been implemented as special-purpose digital systems or subsystems, but as of the present time only FIFO memories are commonly implemented as individual, self-contained semiconductor devices.

#### Representative FIFOs

To give you the flavor of what these semiconductor devices are like, I'll describe the type 67401 64x4 FIFO and type 67402 64x5 FIFO which have been available for several years from Monolithic Memories. ("64x4" here means containing 64 words of 4 bits each.) These parts have a basic, easy-to-understand architecture and control philosophy. They also happen to be the fastest FIFOs available through normal commercial channels as of this writing, and they are in widespread use for applications ranging from microcomputers up to IBM-lookalike mainframes and large special-purpose military radar processors. A 67401 is internally organized as follows:




Figure 2. Architecture of the 67401 FIFO

The list of signals/pins for the 67401 is:

TYPE	HOW MANY	(CUM.)	I/O/V
Data In	eni na na edul	tarif 14 motio	in 41 the b
Output	4	8	0
Control:	all. However, i		tally empty
Shift In	tole ett otni b	obine 9 nico	ampletely, a
Shift Out	empties out co	10 10 1 li	be Likewis
Master Reset	TISTAN INGINED SE	the ture at the	front beasel
Status:		n ni sigmaxs	viemori si
Input Ready	poth the FIFO o	12	0
Output Ready	are freduently	13	0
Not Connected	information fro	o law14brilliw	ona no <del>lh</del> ee
Voltage:	r region of sont	OICATED DUTTE	en a de
V <sub>CC</sub> (+5V)		15	V
Ground	telephorte syst		Jugan V


The corresponding list for the 67402 differs only in that there are 5 Data In lines rather than 4, and 5 Output lines rather than 4. The reason that there is an unused pin is that the 67401 was

originally designed as a faster bipolar upgrade of a MOS part, the Fairchild 3341, which needs a second power-supply voltage (–12V) as well as  $\rm V_{CC}$ . Much of the description to be given here of the 67401 also applies to the 3341, except for data rate — the 67401 can operate at 10–16.7 MHz depending on the exact version, compared with approximately 1 MHz for the 3341. Pinouts are as indicated in the data sheet.

The reason for having a 5-bit model as well as a 4-bit model of basically the same part is that if two 4-bit FIFOs are placed side-by-side they make only an 8-bit FIFO, and many people have FIFO applications which entail using a parity bit with each byte and/or a frame-marker bit with the last byte of a frame or block, which means that they want 9-bit or 10-bit FIFOs. A 67402 next to a 67401 makes a 9-bit FIFO, and two 67402s make a 10-bit FIFO. But I'm getting ahead of myself.

A logic HIGH signal on the Input Ready line indicates that there is at least one vacant memory location within the FIFO into which a new data word may be inserted. Likewise, a logic High on the Output Ready line indicates that there is at least one data word currently stored within the FIFO and available for reading at the outputs. The operation of the FIFO is such that, once a data word has been inserted at the Data In lines (the top of the FIFO, as it were), this word automatically sinks all the way to the bottom (assuming that the FIFO was previously empty) and forthwith appears at the Output lines. (Remember the synonym hopper?) In keeping with the FIFO queue discipline, the first word which was inserted is the first one available at the outputs, and additional words may be withdrawn only in the order in which they were originally inserted.

There is no provision for random access in these FIFOs, since their internal implementation uses one particular variation of shift-register technology. Each FIFO word consists of 4 (for the 67401) or 5 (for the 67402) data bits, plus a control or "presence" bit which indicates whether or not the word contains significant information. There are thus 4 or 5 data "tracks" and one presence "track" if you look at a FIFO from a magnetic-tape perspective. What the Master Reset input does is to clear all of the bits in the presence track, and in addition to clear the very last data word (at the "bottom") which controls the Output lines. The other 63 data words are not cleared, but it doesn't really matter; their status is like unto that of operating-system files whose Directory entries have been deleted, in that they can no longer be read out and will get written over as soon as new information comes in.



"'FIRST-IN, FIRST-OUT' ... DESCRIBES A QUEUE DISCIPLINE WHICH MAY BE APPLIED TO THE PROCESSING OF THE ELEMENTS OF ANY QUEUE ..."

word 01 is vacant, so that there is a "zero" in its presence bit. The internal logic of the FIFO then operates so that the data from word 00 is automatically written into word 01, the presence bit for word 01 is automatically set to "one," and the presence bit for word 00 is automatically reset to "zero." If word 02 is likewise vacant, the process gets repeated, and so forth until the same piece of data has settled into the lowest vacant word in the FIFO — the next lower word, and all the rest, have "ones" in their presence bits, blocking further changes.

Conversely, now assume that at the moment no data word is being input, but that one has just been output. Then the bottom word in the FIFO — word 63 — has a "zero" in its presence bit, but there are a number of other words above it which have "ones" in their presence bits. The data in word 62 then moves into word 63 in the same manner described above, and the data in word 61 moves into word 62, and so forth, until there is no longer any word in the FIFO having a "one" in its presence bit which is above a word having a "zero" in its presence bit. The effect is that of empty locations bubbling up to the top of the FIFO. Or, in case you are one of those elite individuals who has been exposed to the concepts and jargon of modern semiconductor theory, you may prefer to think of the FIFO operation as one in which data ("electrons") flow from the top of the FIFO to the bottom, and vacancies ("holes") flow from the bottom of the FIFO to the top. In the general case, of course, new data words are being input at the top and old ones are being output at the bottom at random times, and there is a dynamic and continually changing situation within the FIFO as the new data words drop towards the bottom and the vacancies bubble up towards the top, and they intermix along the way.

An obvious consequences of this manner of operation in shiftregister-technology FIFOs is that it takes quite a bit longer for a data word to pass all the way through the FIFO than the minimum time between successive input or output operations. There are various versions of the 67401 and 67402, rated at 7, 10, 15, or 16.7 MHz over commercial (0°C to + 75°C) or military (-55°C to + 125°C) temperature ranges. Thus, for instance, a 16.7-MHz FIFO can input data words at the top and/or output data words at the bottom at a sustained rate of a word every 60 nanoseconds. However, the "fall-through time tpT for these same FIFOs is stated in the data sheet as 1.3 microseconds, which is a long enough time for 24 words to be input or 24 words to be output! There is in principle also a "bubble-through" time for a single vacancy to travel from word 63 all the way back to word 00, which should be identical to tpT, and probably is although as measured on a semiconductor tester it may differ by as much as 50 nanoseconds, which is probably due to artifacts of measurement. By the way, the stated operating frequencies and the tpT value are "worst-case" (quaranteed) numbers: the "typical" values observed in actual parts are necessarily somewhat better, since semiconductor manufacturers are obliged to take any parts back which customers can prove do not meet the worst-case numbers, and some margin of safety

Besides Monolithic Memories, other manufacturers of bipolar (fast) FIFOs include Fairchild Semiconductor, MosTek, National Semiconductor, RCA, Texas Instruments, and TRW LSI Products. MOS (slow) FIFOs are available from Advanced Micro Devices.

and whistles which I haven't discussed, such as three-state outputs, serial (one-bit-at-a-time) as well as parallel data ports, and additional status flags. For instance, Monolithic Memories has a FIFO in development which has a "half-full" flag which tells when half of the FIFO's words contain data, and also a second flag which indicates that the FIFO is either "almost full" (within 8 words of full) or "almost empty" (within 8 words of empty), reminiscent of the "yellow warning interrupt" in Digital Equipment Corporation PDP-11 computers. This "almostfull/empty flag" can be used as an interrupt to a microprocessor to indicate that some action must be taken, and the microprocessor can then examine the "half-full flag" to see what it actually has to do.

There are also other design approaches to the insides of a FIFO besides the one based on shift-register technology which has been described here. For instance, a FIFO may be organized as a random-access memory ("RAM") with two counters capable of addressing the RAM right within the chip, an "in-pointer" and an "out-pointer." The counting sequences, of course, "wrap around" from the highest RAM address back to zero. The outpointer chases the in-pointer, the region just traversed by the inpointer but not yet by the out-pointer contains significant data. and the complementary region is logically "empty." This approach involves good news and bad news: the good news is that the long fall-through time goes away, but the bad news is that now reading and writing typically interfere with each other - unless the RAM is "two-port," they cannot be done simultaneously at all. Also, since this approach is more costly in "silicon area" than the shift-register approach, it would not result in as large FIFO capacities for the same size die or the same power consumption. In practice, this approach has only been used for MOS FIFOs which have turned out to be quite slow.

Another design approach is somewhat intermediate between the pure RAM approach as just described and the shift-register approach. It uses "ring counters" on the chip instead of full-blown binary counters. What this means in practice is that there are now two extra "tracks" along with the data tracks within the FIFO, plus also an input data bus and an output data bus. Single "one" bits move along the in-pointer track and the out-pointer track, and the out-pointer chases the in-pointer as before. The RAM is effectively two-port, and the two parallel buses both go to each and every word. Texas Instruments has announced some small (16x4) bipolar FIFOs based on this technical approach. Like the pure RAM approach, it gets rid of the fall-through time but needs proportionally more silicon area to store a given number of bits.

## Designing with FIFOs

Returning now to the Monolithic Memories 67401 and 67402, if what you *really* need is a "deeper." FIFO, say 128x4 instead of just 64x4, these parts are designed to *cascade* using a simple "handshaking" procedure, without any external logic at all! If FIFO B follows FIFO A in the cascading sequence, the Shift In control input of FIFO B is connected to the Output Ready status output of FIFO A, and likewise the Shift Out control input of FIFO A is connected to the Input Ready status output of FIFO B, and the Master Reset control inputs are all tied together. (See Figure 3.) That's all there is to it. Any number of FIFOs may be cascaded in this manner.



"...THE MONOLITHIC MEMORIES C67401 AND C67402...ARE
DESIGNED TO CASCADE USING A SIMPLE 'HANDSHAKING'
PROCEDURE...''




Figure 3. Cascading FIFOs to Form 128x4 FIFO

If what you really need is a "wider" FIFO, then you simply arrange 64x4 or 64x5 FIFOs side-by-side up to the required width. Then, you use an external AND gate such as a 74S08 or 74S11 to AND the Input Ready signals of the first rank of FIFOs if there is more than one rank, or of the only rank of FIFOs if there isn't. (See Figure 12 in the FIFO data sheet.) Likewise, a similar AND gate is also needed to AND the Output Ready signals of the last rank of FIFOs. If you didn't provide these AND gates and just took the Input Ready signal of one FIFO as representative of when the whole array was ready, you would be taking the rather large gamble that you had correctly chosen the slowest row in this array — and if you chose wrongly, 4-bit or 5-bit chunks of your input word might not get read correctly into the FIFO where they were supposed to go. Ditto on the output side. So like use the AND gates.

Although a humungus number of 67401s and 67402s are in use world-wide giving hassle-free service, it should be kept in mind that these devices are asynchronous sequential circuits. (One definition of "asynchronous sequential circuit" is "a fortuitous collection of race conditions," but that definition is unduly sardonic for very carefully designed parts such as these.) If your board is subject to noise, or if certain data sheet setuptime and hold-time conditions are occasionally not met, errors may occur. It is prudent system-design practice to every so often allow an array of FIFOs to empty out completely, and then issue a Master Reset. (I'm assuming, of course, to start with that you're not the kind of turkey who has to be told to issue a Master Reset as part of your power-up sequence.) In the event that you still get what appear to be occasional errors. very small (say from 22 to 68 picofarads) capacitors from both the Shift In control input and the Shift Out input of a FIFO to ground will often eliminate these. But by all means start with a good circuit board — these are high-speed-Schottky-technology circuits, and like to see a lot of ground-plane metal on the board, along with other reputable interconnection practices such as 0.1-microfarad disk capacitors between V<sub>CC</sub> and ground for each chip to bypass switching noise.

The sequence of events which occurs during the operation of shifting a new data word into the "top" of a FIFO is shown in Figure 3 in the FIFO data sheet, and the corresponding sequence of events for shifting out the bottom word is shown in Figure 7 in the FIFO data sheet. In both of these figures, it has been assumed that the external logic — whether it be the rest of your system, or just another FIFO — refrains from raising the respective Shift line to "High" until the respective Ready line has gone "High;" if the Shift line is raised any earlier, it simply gets ignored.

When two FIFOs are cascaded as shown in Figure 3, the sequences of events shown in data-sheet Figures 3 and 7 are subject to the additional ground rule that the Output Ready line of the FIFO on the left in Figure 3 (call it "FIFO A") is identically the Shift In line of the FIFO on the right (call it "FIFO B"). And likewise, the Input Ready line of FIFO B is identically the Shift Out line of FIFO A. In the terminology we have been using. FIFO A is the "upper" FIFO and FIFO B is the "lower" FIFO. Although you do not normally need to be concerned about what happens when two FIFOs are hooked together for cascaded operation in this manner, since the "handshake" occurs quite automatically without the rest of your logic having to do anything to make it happen, it is an illuminating exercise to consider data-sheet Figures 3 and 7 together in this light and see why the cascading works.

In the general case, both FIFO A and FIFO B are neither completely full nor completely empty. Thus, from the description already given of FIFO internal operation, after some period of time there will be a significant piece of data in word 63 or FIFO A and a "one" in the presence bit for that word. Since the word-63 presence bit is what controls the Output Ready signal, the latter will at some point in time go "High," and at that same point in time the data word in FIFO A word 63 is present at the output lines. Likewise, after some period of time there will be a vacancy in word 00 of FIFO B, and a "zero" in the presence bit for that word which in turn results in the Input Ready signal going "High." Remembering now that each of these Ready signals is in fact the respectively-opposite Shift signal for the other FIFO, it may be seen from data-sheet Figure 3 that the conditions for inputting a word into FIFO B have now been met. and from data-sheet Figure 7 that the conditions for outputting a word from FIFO A and allowing the next available piece of data from somewhere further "up" in FIFO A to enter FIFO A word 63 have also been met. The time delays shown in both data-sheet Figure 3 and data-sheet Figure 8 from the event at 2 to the event at 3, and from the event at 4 to the event at 5A, are asynchronous internal-logic-determined times of the order of 4 or 5 gate delays. where the gates in question are high-speed-Schottky LSI internal gates and have significantly less propagation delay than the SSI gates you can read about in data sheets.

Returning now to applying the timing analysis shown in data-chart Figures 3 and 7 to the case of FIFO A and FIFO B operating in cascaded mode, notice that each movement (rising or falling) of the Ready signal for one FIFO is activated by the movement in

the opposite sense (falling or rising, that is) for the Ready signal from the other part. The two signals, ORA/SIB (meaning "Output Ready A" which is the same signal as "Shift In B") and IRB/SOA. cannot both remain High at the same time for more than a few nanoseconds, since if they are both High a data word will pass between the two FIFOs as already described. So, at the point when both the sequence of events shown in data-sheet Figure 3 and the sequence of events shown in data-sheet Figure 7 have been completed, and consequently ORA/SIB and IRB/-SOA have both gone High again, another similar sequence of events occurs for both FIFOs and another word is passed, and so forth. This process continues apace until either ORA/SIB sticks Low, which can happen if FIFO A gets completely emptied out of data words and has "zeroes" everywhere in its presence track; or until IRB/SOA sticks Low, which can likewise happen if FIFO B gets completely filled and has "ones" everywhere in its presence track. When such a deadlock situation occurs, it lasts until a new data word has been input into FIFO A and has had time to "fall all the way through" and settle into FIFO A word 63, or until the data word in word 63 of FIFO B has been read out and the resulting vacancy has had time to "bubble all the way back up" into FIFO B word 00, as the case may be.

#### Various Uses for FIFOs

The classical FIFO application, as already mentioned at the beginning of this paper, is that of matching the instantaneous data rates of two digital systems in a simple, economical way. One of the two systems may, for reasons of design economics or even of utter necessity, want to emit or absorb data words in ultra-high-speed bursts, whereas the other one may prefer to operate at a slow-but-steady data rate or even at an erratic rate which varies between ultra-slow and slow or even between slow and fast. No matter — it's all the same to an asynchronous FIFO such as the 67401 or 67402, as long as the input rate and the output rate do match up over a long period of time so that it neither fills up nor empties out.

There are, however, some additional uses for FIFOs which arise from other, rather different circumstances. For instance, your digital system may simply need some extra buffer storage scattered around locally at different points on your block diagram, and you and your system may really just not care whether this storage is accessed on a random or on a queue basis. Under these circumstances, it is ordinarily less hassle to use a FIFO than to use a small RAM and come up with some extra logic to generate addresses and timing signals for it. Often the FIFO modus operandi is in fact the natural one for the application; as for instance when your system must accumulate a block of 64 characters and then run them by all at once in order to examine them for the presence of some control character, using some scanning logic - or perhaps even a microprocessor - which is otherwise occupied most of the time

A less obvious but interesting application of FIFOs is as automatic "bus-watchers" for jump-history recording for hardware or even software diagnostic purposes. A FIFO whose inputs are connected to a minicomputer's program counter or microprogram counter, or to a microcomputer's main address bus, may be operated so as to record every new jump address generated by the program. This way, if at some point the hardware freaks out or the operating system crashes, a record exists of the last 64 jumps which were taken before the system was halted, assuming of course that you have provided some

way for the system to sense that all is not well and halt itself. Such a record of jumps can be very valuable in tracing out what happened just before everything went haywire. FIFOs may be used in this way either as part of built-in self-monitoring features in digital systems, or as part of various kinds of external test equipment.

FIFOs may also be used as controllable delay elements for digital information which cannot be used immediately upon receipt — perhaps it must be matched against other information which is not yet available, or perhaps it must be synchronized with other streams of information which are out of phase by a varying amount. An example of the latter situation is deskewing several bit-streams off a parallel-format magnetic tape, which commonly has to be done when high recording densities are used. One FIFO per bit-stream is required - but the net resulting logic may still be the most reliable and economical way to get the job done, when compared with other possible digital designs. Another example is that of using FIFOs as data memories in digital correlators; the lag in an autocorrelation operation can be set simply by controlling how many words are in the FIFO at one time, and so forth. There are even some applications in which it is advantageous to operate a FIFO with all of its input and output cycles synchronized, so that absolutely all it does is to delay the data by some certain number of clock intervals.

References (1), (2), and (3) are formal applications notes available from Monolithic Memories, which discuss FIFOs from different viewpoints than this paper has taken. Each of them presents a more detailed explanation of one or more applications than there has been room for here. Reference (1) is mainly an overall applications survey, reference (2) emphasizes digital communications, and reference (3) emphasizes digital spectrum analyzers and also includes an overview of digital signal processing in general.



"A LESS OBVIOUS BUT INTERESTING APPLICATION OF FIFOS IS AS AUTOMATIC 'BUS-WATCHERS' . . . "

#### References

- "First IN First Out Memories... Operations and Applications," applications note published March 1978 by Monolithic Memories, Inc and being reissued.
- (2) "Understanding FIFO's," applications note published by Monolithic Mem ories, Inc. The author, Alan Weissberger, has also now gotten a modified version of this note published as a magazine article, "FIFOS Eliminate the Delay when Data Rates Differ," in Electronic Design, November 27, 1981. Despite the general title, the emphasis is on digital communications applications.
- (3) "PROMs, PALs, FIFOs and Multipliers Team Up to Implement Single-Board High-Performance Audio Spectrum Analyzer," applications note published by Monolithic Memories, Inc. The author, Richard Wm. Blasco, also got this note published in *Electronic Design* in two installments, in the issues of August 20 and September 3, 1981 under the titles "PAL Shrinks Audio Spectrum Analyzer" and "PAL Improves Spectrum Analyzer Performance" respectively.

# First-In First-Out (FIFO) 64x4 64x5 Cascadable Memory

C5/67401 C5/67401A C67401B C5/67402 C5/67402A C67402B


#### Features/Benefits

- . Choice of 16.7, 15, and 10 MHz shift out/shift in rates
- Choice of 4 bit or 5 bit data width
- TTL inputs and outputs
- · Readily expandable in the word and bit dimensions
- Structured pinouts. Output pins directly opposite corresponding input pins
- Asynchronous operation
- Pin compatible with Fairchild's F3341 MOS FIFO and many times as fast


#### Description

The C5/C67401B/2B/1A/2A/1/2 are "fall-through" high speed First-In First-Out (FIFO) memory organized 64 words by 4 bits and 64 words by 5 bits respectively. A 16.7 MHz data rate allows usage in digital video systems; a 15 MHz data rate allows usage in high speed tape or disc controllers and communications buffer applications. Both word length and FIFO depth are expandable.

#### **Block Diagrams**



## **Pin Configurations**





#### **Ordering Information**

PART NUMBER	PKG	TEMP	DESCRIPTION
C57401	J, F, L,* N	MIL	7 MHz 64x4 FIFO
C67401	J, N	COM	10 MHz 64x4 FIFO
C57402	J, F, L,* N	MIL	7 MHz 64x5 FIFO
C67402	J, N	COM	10 MHz 64x5 FIFO
C57401A	J, F, L,*	MIL	10 MHz 64x4 FIFO
C67401A	J	COM	15 MHz 64x4 FIFO
C57402A	J, F, L,*	MIL	10 MHz 64x5 FIFO
C67402A	J	COM	15 MHz 64x5 FIFO
C67401B	J	COM	16.7 MHz 64x4 FIFO
C67402B	J	COM	16.7 MHz 64x5 FIFO

<sup>\*</sup> LCC — contact the factory

#### C57402/A 64x5 C67402A/B 64x5





Monolithic MM Memories

## **Absolute Maximum Ratings**

Supply voltage V <sub>CC</sub>	V
Input voltage—1.5V to 7 <sup>th</sup>	V
Off-state output voltage	V
Storage temperature65° to +150°C	)

## Operating Conditions C67401B/2B

SYMBOL	PARAMETER	FIGURE COMMERCIAL MIN TYP MAX		UNIT
VCC	Supply voltage A YAATUIM	386	4.75 5 5.25	V
TA	Operating free-air temperature	1100	0 75	°C
tSIH†	Shift in HIGH time	ē.A 1	Supply voltage 81	oons
t <sub>SIL</sub>	Shift in LOW time	38- 1	Operating free-air tempera 81*	ns
tIDS	Input data set up	88 1 1	Shift in HIGH time 0	ns
tIDH	Input data hold time	88   1   1	45 smit WOJ ni fine 45	Ins
tson†	Shift Out HIGH time	5	18 qu les stab fugal	edins
tSOL	Shift Out LOW time	5	18 amil colo fine 18	ns
<sup>t</sup> MRW	Master Reset pulse	10	35 SMIT HOLH TOO BINS	ons
tMRS	Master Reset to SI	10	35 emil WOJ 100 fins	oans

<sup>\*</sup> Case temperature.

## 

Over Operating Conditions

SYMBOL	PARAMETER	FIGURE	DR	COMMERCIAL MIN TYP MAX	TINU
fIN	Shift in rate an	or 1 r		16.7 else in thin?	MHz
t <sub>IRL</sub>	Shift In to Input Ready LOW	1		Shift in 86 Input Ready LOW	ns
t <sub>IRH</sub> †	Shift In to Input Ready HIGH	1 1		Shift In 76 Input Ready HIGH	ns
four	Shift Out rate	or 5 a		Smit Out rate 7.61	MHz
torL†	Shift Out to Output Ready LOW	5		Shift O.85 o Output Ready LOW	ns
tORH†	Shift Out to Output Ready HIGH	5		Shift O.44 o Output Ready HIGH	ns
todh	Output Data Hold (previous word)	5 8		Output Data Hold (previous w&rd)	ns
tods	Output Data Shift (next word)	5		Output 44 ta Shift (next word)	ns
t <sub>PT</sub>	Data throughput or "fall through"	4, 8	4	Data th.C.1. ohput or "fall through"-	μS
†MRORL	Master Reset to OR LOW	10		WOJ AO of lea 55 referen	ns
t <sub>MRIRH</sub>	Master Reset to IR HIGH	-10		HOIH FIL of leg 55 netrails	ns
tIPH*	Input Ready pulse HIGH	08 4		20 HOIH eating ybseA tugnt	ns
tOPH*	Output Ready pulse HIGH	8 8		20 HDIH salvy vosah tugluti	ns

<sup>†</sup>See AC test and High Speed application note.

9

<sup>\*</sup>This parameter applies to FIFOs communicating with each other in a cascaded mode.

## **Absolute Maximum Ratings**

Supply voltage V <sub>CC</sub>	to 7V
Input voltage	to 7V
Off-state output voltage	
Storage temperature65° to +1	150°C

Operating Conditions C674018/2B

## Operating Conditions C5/C67401A/2A

SYMBOL	PARAMETER	FIGURE	MILITARY A MIN TYP MAX	COMMERCIAL A MIN TYP MAX	UNIT
Vcc	Supply voltage		4.5 5 5.5	4.75 5 5.25	V
TA	Operating free-air temperature		-55 *125	0, WOJ ni mina 75	°C
t <sub>SIH</sub> †	Shift in HIGH time	1	35	23 sa stab lugari	ns
tSIL	Shift in LOW time	1	35	25 orl elab hugal	ns
t <sub>IDS</sub>	Input data set up	1 a	0 90	+ Shift Out HIGIO	ns
t <sub>IDH</sub>	Input data hold time	1 a	45	40 OU TOO MINE	ns
t <sub>SOH</sub> †	Shift Out HIGH time	5	35	23 less A seles M	ns
tsol	Shift Out LOW time	5	35	25 people retail	ns
<sup>t</sup> MRW	Master Reset pulse	10	40	35	ns
<sup>t</sup> MRS	Master Reset to SI	10	45	35	ns

<sup>\*</sup>Case temperature.

## Switching Characteristics C5/C67401A/2A

Over Operating Conditions

SYMBOL	PARAMETER	FIGURE	MIN	TYP MAX	COMMERCIAL A MIN TYP MAX	UNIT
fIN	Shift in rate	1	10		15 etc. of the 2	MHz
t <sub>IRL</sub> †	Shift In to Input Ready LOW	1		50	Financial miline 40	ns
t <sub>IRH</sub> †	Shift In to Input Ready HIGH	1		50	Ob Shift In to Imput F	ns
four	Shift Out rate	5	10		15 M NO MMB	MHz
tORL†	Shift Out to Output Ready LOW	5		65	Iguo er luo mida 45	ns
tORH <sup>†</sup>	Shift Out to Output Ready HIGH	5		65	ighio of tho files 50	ns
<sup>t</sup> ODH	Output Data Hold (previous word)	5	10	(previous word)	bloto stud tugtuO	ns
tods	Output Data Shift (next word)	5		60	third stag tunted 45	ns
tpT	Data throughput or "fall through"	4, 8	4,	"dayen 2.2	o fugitguonil stad 1.6	μS
<sup>t</sup> MRORL	Master Reset to OR LOW	10		65	O of feeeff referald 60	ns
t <sub>MRIRH</sub>	Master Reset to IR HIGH	10		65	H of Jeset Reset to 14	ns
t <sub>IPH</sub> *	Input Ready pulse HIGH	4	30	HOIH	30 Was F Jugni	ns
tOPH*	Output Ready pulse HIGH	8	30	HDIH a	30	ns

<sup>†</sup> See AC test and High Speed application note.

<sup>\*</sup> This parameter applies to FIFOs communicating with each other in a cascaded mode.

Off-state output voltage —.5V to 5.5V Storage temperature —.5V to 5.5V to +150° C

#### Operating Conditions C5/C67401/2

V   C.I-	DADAMETED		FIGURE	MIL	ITARY	COMMERCIAL	DIV
SYMBOL	PARAMETER	1223. 7	FIGURE	MIN	ГҮР МАХ	MIN TYP MAX	UNIT
V <sub>CC</sub>	Supply voltage			4.5	5 5.5	4.75 5 5.25	V
T <sub>A</sub> 08	Operating free-air temperature	V4-S	= 1/	X4-55 00	*125	00 Jugai level-dpiH 75	- °C
t <sub>SIH</sub> †	Shift in HIGH time	V8.8	= JV1	45	V In	35 Jugai mumixsM	ns
t <sub>SIL</sub> 3.0	Shift in LOW time	Am8	- JO1	45 00	V eg	Low-level outpu 25 mg	o∀ns
tIDS	Input data set up	Ame 0 -	= H0 <sup>1</sup>	0M = 00	V épi	High-level output 0olls	o v ns
tIDH 08-	Input data hold time	Ve	= <sub>0</sub> 1	×55 = 50	V # Inent	45 no-horiz highio	ns
t <sub>SOH</sub> †	Shift Out HIGH time	1	MT8\8:5	45		35	ns
tSOL OBT	Shift Out LOW time	- 9	14Y8\25	45	V	35	ns
<sup>t</sup> MRW	Master Reset pulse	Aff	10	30		Supply current 26	ns
<sup>t</sup> MRS	Master Reset to SI	AS	10	ne45 stugtu		35	ns

<sup>\*</sup>Case temperature.


#### **Switching Characteristics C5/C67401/2**

Over Operating Conditions

SYMBOL	PARAMETER	FIGURE	MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT
f <sub>IN</sub>	Shift in rate	led as 1	7	10	MHz
t <sub>IRL</sub> †	Shift In to Input Ready LOW	elangia 1	is 06 sed low (Fig. 10) to	reasA retasM ent or 45 wo	ns
t <sub>IRH</sub> †	Shift In to Input Ready HIGH	l stays l	60	45	ns
four	Shift Out rate	5	e data inputs is enten7t into	uts. Data then presen0ft the	MHz
tORL†	Shift Out to Output Ready LOW	5	65	55	ns
tORH.†	Shift Out to Output Ready HIGH	900112 5	he WOJ Ideuord at 170 and	un06SI is brought LOW. W	ns
todh	Output Data Hold (previous word)	method 5	I Indicating that more 10001	10 g liw Al Jiul ton al C	ns
tods	Output Data Shift (next word)	990х9 5	egats fugtuo entraend 65 fi	inu paithas sunitnoc55ns	ns
tpriososo	Data throughput or "fall through"	4, 8	MOJ meman LOW.	I logation. If the memory i	μS
†MRORL	Master Reset to OR LOW	o\bn=10	65	60	ns
†MRIRH	Master Reset to IR HIGH	10	d c66 the transfer of any full	eta 06 ntered into line secon	ns
t <sub>IPH</sub> *	Input Ready pulse HIGH	faum 4	30	30	ns
tOPH*	Output Ready pulse HIGH	8	non 30 to t "elddud" lliw ano		ns

<sup>†</sup> See AC test and High Speed application note.

#### Standard Test Load of sub-right from a young sugar



<sup>\*</sup>This parameter applies to FIFOs communicating with each other in a cascaded mode.

#### **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAMETER	ate in a company of	TEST CONDITIONS	MIN TYP	MAX	UNIT
VIL	Low-level input voltage				0.8†	V
VIH	High-level input voltage		ms C5/C67401/2	2†	niter	V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>1</sub> = -18mA		-1.5	V
liL1	Low-level D <sub>0</sub> -D <sub>4</sub> ,	MR W	V <sub>1</sub> = 0.45V	4.4	-0.8	mA
I <sub>IL2</sub>	input current SI, SO	V <sub>CC</sub> = MAX		Supply voltage	-1.6	mA
o°l <sub>H</sub> ∂	High-level input current	V <sub>CC</sub> = MAX	V <sub>CC</sub> = MAX V <sub>I</sub> = 2.4V stufs regimen his-sen		50	μА
án I <sub>I</sub>	Maximum input current	VCC = MAX	V <sub>1</sub> = 5.5V	HEIH III THE	11	mA
VOL	Low-level output voltage	V <sub>CC</sub> = MIN	I <sub>OL</sub> = 8mA	Shift in LOW	0.5	V
Vон	High-level output voltage	V <sub>CC</sub> = MIN	I <sub>OH</sub> = -0.9mA	2.4		V
los	Output short-circuit curren	* V <sub>CC</sub> = MAX	V <sub>0</sub> = 0V 9mm 9	-20	- 90	mA
an .	35	45	C5/67401 and H	Shift Out HIG	160	tsc
		V <sub>CC</sub> = MAX	C5/67402	Shift Out LOV	180	tsc
an Icc	Supply current	Inputs low.	C5/67401A	Master Reset	170	and .
an	36	outputs open	C5/67402A	felie Rate Malet	190	mA
			C67401B		180	IIVI
			C67402B		200	52504

<sup>\*</sup>Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
†There are absolute voltage with respect to device GND (Pin 8 or 9) and includes all overshoots due to test equipment

#### **Functional Description**

#### **Data Input**

After power up the Master Reset is pulsed low (Fig. 10) to prepare the FIFO to accept data in the first location. When Input Ready (IR) is HIGH the location is ready to accept data from the  $D_X$  inputs. Data then present at the data inputs is entered into the first location when the Shift In (SI) is brought HIGH. A SI HIGH signal causes the IR to go LOW. Data remains at the first location until SI is brought LOW. When SI is brought LOW and the FIFO is not full, IR will go HIGH, indicating that more room is available. Simultaneously, data will propagate to the second location and continue shifting until it reaches the output stage or a full location. If the memory is full, IR will remain LOW.

#### **Data Transfer**

Once data is entered into the second cell, the transfer of any full cell to the adjacent (downstream) empty cell is automatic, activated by an on-chip control. Thus data will stack up at the end of the device while empty locations will "bubble" to the front. tpt defines the time required for the first data to travel from input to the output of a previously empty device.


#### **Data Output**


Data is read from the  $O_X$  outputs. When data is shifted to the output stage, Output Ready (OR) goes HIGH, indicating the presence of valid data. When the OR is HIGH, data may be shifted out by bringing the Shift Out (SO) HIGH. A HIGH signal at SO causes the OR to go LOW. Valid data is maintained while the SO is HIGH. When SO is brought LOW the upstream data, provided that stage has valid data, is shifted to the output stage. When new valid data is shifted to the output stage, OR goes


HIGH. If the FIFO is emptied, OR stays LOW, and  $O_X$  remains as before, (i.e. data does not change if FIFO is empty). Input Ready and Output Ready may also be used as status signals indicating that the FIFO is completely full (Input Ready stays LOW for at least  $t_{DT}$ ) or completely empty (Output Ready stays LOW for at least  $t_{DT}$ ).

#### **AC Test and High Speed App.Notes**

Since the FIFO ia a very high speed device, care must be exercised in the design of the hardware and the timing utilized within the design. The internal shift rate of the FIFO typically exceeds 20MHz in operation. Device grounding and decoupling is crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. MMI recommends a monolithic ceramic capacitor of 0.1 µF directly between V<sub>CC</sub> and GND with very short lead length. In addition, care must be exercised in how the timing is set up and how the parameters are measured. For example, since an AND gate function is associated with both the Shift In-Input Ready combination, as well as the Shift Out-Output Ready combination. timing measurements may be misleading, i.e., rising edge of the Shift In pulse is not recognized until Input Ready is High. If Input Ready is not high due to (a) too high a frequency, (b) too wide a Shift In pulse at that frequency, or (c) FIFO being full or effected by Master Reset, the Shift In activity will be ignored. This will affect the device from a functional standpoint, and will also cause the "effective" timing of Input Data Hold Time (TIDH) and the next activity of Input Ready (TIRL) to be extended relative to Shift ingoing High. This same type of problem is also related to TIRH, TORL and TORH as related to Shift Out.







- 1) Input Ready HIGH indicates space is available and a Shift In pulse may be applied.
- (2) Input Data is loaded into the first word.
- 3 Input Ready goes LOW indicating the first word is full.
- (4) The Data from the first word is released for "fall-through" to second word.
- (5A) The Data from the first word is transferred to second word. The first word is now empty as indicated by Input Ready HIGH.
- (5B) If the second word is already full then the data remains at the first word. Since the FIFO is now full Input Ready remains low.

  NOTE: Shift In pulses applied while Input Ready is LOW will be ignored (See Figure 4).

9-13





Figure 4. Data is Shifted in Whenever Shift In and Input Ready are Both HIGH

- 1) FIFO is initially full.
- 2) Shift Out pulse is applied. An empty location starts "bubbling" to the front.
- 3 Shift In is held HIGH.
- (4) As soon as Input Ready becomes HIGH the Input Data is loaded into the first word.
- (5) The Data from the first word is released for "fall through" to second word.



- 1) The diagram assumes, that at this time, words 63, 62, 61 are loaded with A, B, C Data, respectively
- 2 Data is Shifted Out when Output Ready is HIGH and Shift Out makes a HIGH to LOW transition.

Figure 5. Output Timing




Figure 6. Typical Waveforms for 10 MHz Shift Out Data Rate

- 1) The diagram assumes, that at this time, words 63, 62, 61 are loaded with A, B, C Data, respectively.
- 2 Data in the crosshatched region may be A or B Data.




Figure 7. The Mechanism of Shifting Data Out of the FIFO.

- 1) Output Ready HIGH indicates that data is available and a Shift Out pulse may be applied
- (2) Shift Out goes HIGH causing the next step.
- (3) Output Ready goes LOW.
- (4) Contents of word 62 (B-DATA) is released for "fall through" to word 63.
- (5A) Output Ready goes HIGH indicating that new data (B) is now available at the FIFO outputs.
- (5B) If the FIFO has only one word loaded (A-DATA) then Output Ready stays LOW and the A-DATA remains unchanged at the outputs.

NOTE: Shift Out pulses applied when Output Ready is LOW will be ignored.




Figure 9. Data is Shifted Out Whenever Shift Out and Output Ready are Both HIGH.

(4) Since Shift Out is held HIGH, Output Ready goes immediately LOW. New data (A) arrives at the outputs (word 63). As soon as Shift Out goes LOW the Output Data is subject to change as shown by the dashed line on Output Ready. Output Ready goes HIGH indicating the arrival of the new data. **tMRW** MASTER RESET -MRIRH-INPUT READY MRORL OUTPUT READY SHIFT IN FIFO initially full. Figure 10. Master Reset Timing

Word 63 is empty.




Figure 11. Cascading FIFOs to Form 128x4 FIFO with C5/C67401A/1

FIFOs can be easily cascaded to any desired depth. The handshaking and associated timing between the FIFOs are handled by the FIFOs themselves.





Figure 12. 192x12 FIFO with C5/C67401/1A/1B


FIFOs are expandable in depth and width. However, in forming wider words two external gates are required to generate composite Input and Output Ready flags. This need is due to the different fall-through times of the FIFOs.

## **Applications**



NOTE: The output of monostable holds off the "Buffer full" interrupt for 100ns. If 100ns after shift in, there has not been an input Ready to reset the "D Flip-flop" an interrupt is issued, as the FIFO is full. The CPU then empties the FIFO before the next character is output from the tape drive.


Figure 13. Slow Steady Rate to Fast "Blocked" Rate



NOTE: Both depth and width expansion can be used in this mode. The IR and OR signals are the anded versions of the individual IR and OR signals.

Figure 14. Bidirectional FIFO Application

Step: G Size: 128x166 mils MMI 57401G -150-01 02 O<sub>0</sub> OR 12 1,1 **1**5 -10 O<sub>3</sub> ■12 ■11 O<sub>1</sub> O<sub>2</sub> **1**10 A 00 SHIFT OUT OUTPUT NC \$ 230µ READY 9 MR ester of thirle ino file selly of be MASTER RESET 9 1057 203<sub>µ</sub> χ 100μ ALL PADS EXCEPT GND AND VCC 100μ x 100μ \* \* 1720µ (DIE SIZE 166 x 128 mils) VCC 16-16 246<sub>µ</sub> (PIN 1-NC) 100 µ 940µ N.C. 1 V V any GND Y INPUT 8 GND 2 ■ READY IR 2 A 366<sub>µ</sub> SHIFT IN NC TEST PADS (TYP) DO D1 D2 D3 "HIRRILLE" MICH SILLING Do 324µ D<sub>1</sub> D2 D3 SI 57402 Die Pattern Step: G Size: 128x166 mils NNI 574026 -150 356µ 408µ 348µ 348µ 348µ 00 01 02  $-1182\mu$ OR F 16 15 12 □13 □12 □11 O<sub>2</sub> O<sub>3</sub> O<sub>4</sub> **■**16 **■**15 ■14 O<sub>1</sub> SO 17-OUTPUT O2 -11 04 TURK SHIFT OUT \$ 230 µ READY -10 MR MASTER RESET 10



w College Soulevard, Sante Clara, CA 86050 Tel; (408) 870-8700 TWX; 910-838-2374

# First-In First-Out (FIFO) 64x4 **Standalone Memory**

5/67401A 67401B 5/67401 5/67402A 5/67402 67402B

#### Features/Benefits

- . Choice of 16.7, 15, and 10 MHz shift out/shift in rates
- · Choice of 4-bit or 5-bit data width
- TTL inputs and outputs
- · Readily expandable in the word dimension only
- · Structured pin outs. Output pins directly opposite corresponding input pins
- Asynchronous operation
- . Pin-compatible with Fairchild's F3341 MOS FIFO and many

#### Description


The 5/67401B/2B/1A/2A/1/2 are "fall-through" high speed First-In First-Out (FIFO) memory organized 64 words by 4-bits and 64 words by 5-bits respectively. A 16.7 MHz data rate allows usage in digital video systems; a 15 MHz data rate allows usage in high speed tape or disc controllers and communication buffer applications. Word length is expandable; FIFO depth is not expandable.


# **Ordering Information**

PART NUMBER	PKG	TEMP	DESCRIPTION
57401	J, F, L,* N	MIL	7 MHz 64x4 FIFO
67401	J,N	COM	10 MHz 64x4 FIFO
57402	J, F, L,* N	MIL	7 MHz 64x5 FIFO
67402	J,N	СОМ	10 MHz 64x5 FIFO
57401A	J, F, L,*	MIL	10 MHz 64x4 FIFO
67401A	J	COM	15 MHz 64x4 FIFO
57402A	J, F, L,*	MIL	10 MHz 64x5 FIFO
67402A	Jia	СОМ	15 MHz 64x5 FIFO
67401B	J	COM	16.7 MHz 64x4 FIFO
67402B	J	COM	16.7 MHz 64x5 FIFO


LCC - contact the factory


#### **Block Diagrams**





## **Pin Configurations**





## **Absolute Maximum Ratings**

Supply voltage V <sub>CC</sub>	1.5 to 7V
Input voltage	1.5 to 7V
Off-state output voltage	
Storage temperature	65° to +150° C

## **Operating Conditions 67401B/2B**

SYMBOL	PARAMETER	FIGURE	COMMERCIAL A MIN TYP MAX	UNIT	
Vcc	Supply voltage	Polips Min	4.75 5 5.25	V	
TA	Operating free-air temperature	4.5	0 75	°C	
t <sub>SIH</sub> †	Shift in HIGH time	85-1	Operating free-air temperatural 81	ns	
tSIL	Shift in LOW time	20 1	18 Smil Helft in hind	ns	
tids	Input data set up	88 1	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	ns	
t <sub>IDH</sub>	Input data hold time	G 1	40 qu les siso fuqni	ns	
tsoH†	Shift Out HIGH time	5	18 20†	ns	
tSOL	Shift Out LOW time	5	18 ama Halia 100 mm2	ns	
<sup>t</sup> MRW	Master Reset pulse	10	35 SMII WOJ 100 MMS	ns	
<sup>t</sup> MRS	Master Reset to SI	10	35 Salud Jasaki rajawi	ns	
611			The second secon	-	

<sup>\*</sup> Case temperature.

## **Switching Characteristics 67401B/2B**

Over	0	perating	Conditions

operation	ig Conditions			LOSMY	
SYMBOL	PARAMETER	FIGURE	COMMERCIAL A MIN TYP MAX ALAMA	UNIT	
fIN	Shift in rate	1	Shift In to Input Ready LC7.31	MHz	
t <sub>IRL</sub>	Shift In to input ready LOW	1	HOIH YOUR JUGH 35 IN MINE	ns	
t <sub>IRH</sub>	Shift In to input ready HIGH	011 8	9137 UO Ilina	ns	
four	Shift Out rate	5	16.7 VbsaH JugtuQ of JuQ mind	MHz	
tORL†	Shift Out to Output Ready LOW	5	Shift Qu <sub>88</sub> o Quiput Ready HIGH	ns	
tORH†	Shift Out to Output Ready HIGH	5	Output U <sub>44</sub> 9 Hold (previous word)	ns	
tODH	Output Data Hold (previous word)	5	Output Data Shift (next word) 5	ens	
tods	Output Data Shift (next word)	5	Data through or "fall through"	ns	
t <sub>PT</sub>	Data throughput or "fall through"	4,8	WOJ RO of 11.37 release	μS	
tMRORL	Master Reset to OR LOW	10	Master Reget to IR HIGH	ns	
t <sub>MRIRH</sub>	Master Reset to IR HIGH	10	Input Reggy pulsa HIGH	ns	
tIPH	Input Ready pulse HIGH	08 4	Output Ready pulse HIGH 21	ns	
<sup>t</sup> OPH	Output Ready pulse HIGH	8	High Speed application note: 15	ns ns	

†See A'C Test and High Speed Application Note.

Absolute Maximum Ratings

Operating Conditions 674018/28

## **Absolute Maximum Ratings**

Supply voltage V <sub>CC</sub>
Input voltage
Off-state output voltage —.5V to 5.5V Storage temperature —65° to +150°C
Storage temperature —65° to +150°C

## Operating Conditions 5/67401A/2A

CHARDO	PARAMETER	FIGURE		IILITARY A	COMMERCIAL A	UNIT	
SYMBOL	PARAMETER	FIGURE	MIN TYP MAX		MIN TYP MAX	UNIT	
VCC	Supply voltage		4.5	5 5.5	4.75 5 5.25	V	
TA	Operating free-air temperature		-55	* 125	Ond Health on think 75	°C	
tsiH†	Shift in HIGH time	1	35		23 28†	ns	
<sup>t</sup> SIL	Shift in LOW time	1	35		25 tea steb Jugni	ns	
tIDS	Input data set up	1	5		nout data hold 6	ns	
tIDH	Input data hold time	1	45		Shift Out HIGHOL	ns	
t <sub>SOH</sub> †	Shift Out HIGH time	5	35		23 WOJ NO MINS 28†	ns	
tSOL	Shift Out LOW time	5	35		25 Green Reself	ns	
<sup>t</sup> MRW	Master Reset pulse	10	40		35 I Heself Reself	ns	
<sup>t</sup> MRS	Master Reset to SI	10	45		35	ns	

<sup>\*</sup>Case temperature.

## Switching Characteristics 5/67401A/2A

**Over Operating Conditions** 

SYMBOL	PARAMETER	FIGURE	MIN	MILITARY A TYP MAX	COMMERCIAL A MIN TYP MAX	UNIT
fIN	Shift in rate A SYTT MIM	1 3	10	TER	15	MHz
t <sub>IRL</sub> †	Shift In to Input Ready LOW	1	1	50	ets) of mag 40	ns
tIRH <sup>†</sup>	Shift In to Input Ready HIGH	1	1	50	04 Shift In to input rea	ns
four	Shift Out rate	5	10	ду нісн	46	MHz
tORL†	Shift Out to Output Ready LOW	5	9	65	24 Shift Out rate	ns
tORH <sup>†</sup>	Shift Out to Output Ready HIGH	5	а	WOJ (65 A	tugfuO of tuO mine 50	ns
todh	Output Data Hold (previous word)	5	a 10	Ready HIGH	1000 of the mas	ns
tods	Output Data Shift (next word)	5	a	60	not blold sted tuetuo 45	ns
tpT	Data throughput or "fall through"	4, 8	3	2.2	6.f Output Data Shift in	μS
<sup>t</sup> MRORL	Master Reset to OR LOW	10	4.8	65	ne fundament sisc 60	ns
<sup>t</sup> MRIRH	Master Reset to IR HIGH	10	01	65	00 Master Reset to OR	ns
t <sub>IPH</sub>	Input Ready pulse HIGH	4	20	нон	20 hassil hetaalii	ns
tOPH	Output Ready pulse HIGH	8	20	нан	20 in Ready pt 02	ns

<sup>†</sup> See AC test and High Speed application note.

#### Operating Conditions 5/67401/2

SYMBOL	PARAMETER	FIGURE	MIN	ILITAR TYP	Y MAX	MIN	MMERC TYP	IAL MAX	UNIT
VCC	Supply voltage	5 V = .W	4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air temperature	DIA - AV	-55	00	*125	0		75	°C
t <sub>SIH</sub> †	Shift in HIGH time	1	45	007		35	pris emigrati	NISTER .	ns
<sup>t</sup> SIL	Shift in LOW time			DOX		35	on Invest	- CO. S	ns
tIDS	Input data set up		10	207		5	UO 19191-	agua —	ns
tIDH	Input data hold time	1	55	DOY !	Jagar	45	none luc	Inc.	ns
tson†	Shift Out HIGH time	5	45			35			ns
tsol	Shift Out LOW time	504\8 5	45			35			ns
t <sub>MRW</sub>	Master Reset pulse†	A 1047010	30	001		35	Supply		ns
t <sub>MRS</sub>	Master Reset to SI	A.SOATE10	45	idhio		35			ns

<sup>\*</sup>Case temperature.


#### **Switching Characteristics 5/67401/2**

Over Operating Conditions

SYMBOL	WOJ avsta PARAMETER LOSIA and II	FIGURE	MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT
fin	Shift in rate vbseA fuqluO bns vbseF	fugot 1	7	10	MHz
tIRL†	Shift In to input ready LOW	Lavela 1	h 06 st location. When Input	oi eseb igegos of ORI 45m	ns
t <sub>IRH</sub> †	Shift In to input ready HIGH	1 stays L	and most slab ligeope of 60	al monisool and Holla 45	ns
four	Shift Out rate	5 A 5	(SI) is brought HIGH. 7. 8	location when the Sh 01in	MHz
tORL†	Shift Out to Output Ready LOW	sonia 5	311 erti ja zniamen sia 65	Li og of All and season 55	ns
tORH†	Shift Out to Output Ready HIGH	потвхё 5	moon erorn lent gnitsoi/70	100 of full, IR will go HIGH	ns
tODH	Output Data Hold (previous word)	5	III propagate to the sopni	ble. Simultaneously, c 01	ns
tods	Output Data Shift (next word)	ouno el 5	WOJ nismon likw RI 65 a	viomem ent ti noit 55	ns
t <sub>PT</sub>	Data throughput or "fall through"	4,8	4	3	μS
†MRORL	Master Reset to OR LOW	10	d une la relegant est 65	60	ns
†MRIRH	Master Reset to IR HIGH	10	olismotus el les automatic	in 00 djacent (downstream	ns
t <sub>IPH</sub>	Input Ready pulse HIGH	museq 4	20 20 20 20 20 20 20 20	20 1000 900 100 100 100	ns
<sup>t</sup> OPH	Output Ready pulse HIGH	8	20 on level of steb leuf	20 beinger emit arti zen	ns

†See AC test and high speed application note.

## Standard Test Load



Input Pulse 0 to 3 V Input Rise and Fall Time (10% to 90%) 2 – 5 ns. Measurements made at 1.5 V 9

#### **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAM	IETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
VIL	Low-level input	voltage				189	SHOV I	0.8†	V
VIH	High-level inpu	t voltage				2†			V
VIC	Input clamp vo	Itage	V <sub>CC</sub> = MIN	I <sub>1</sub> = -18mA	10/6 300	XIZINI	00 1	-1.5	V
TEMIL1	Low-level	D <sub>0</sub> -D <sub>4</sub> , MR	ATIJIM	$V_1 = 0.45V$	PARAMETER			-0.8	mA
I <sub>IL2</sub>	input current	SI, SO	V <sub>CC</sub> = MAX	V  0.40V				-1.6	mA
ЧН	High-level inpu	t current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.4V	dean read viscade	Lealun	Hen	50	μΑ
- 11	Maximum inpu	t current	VCC = MAX	V <sub>1</sub> = 5.5V	nonit til	NIL OF	Aberra	1	mA
VOL	Low-level outpu	ut voltage	V <sub>CC</sub> = MIN	I <sub>OL</sub> = 8mA	amit Vi	G.I.ni.i	HAR	0.5	V
VOH	High-level outp	ut voltage	V <sub>CC</sub> = MIN	I <sub>OH</sub> = -0.9mA	cité tos	2.4	uani		V
los	Output short-ci	rcuit current *	V <sub>CC</sub> = MAX	V <sub>0</sub> = 0V	emit blod	-20	uani	- 90	mA
en		35	45	57/67401	emit Hall	T Julo 1	Bhit	160	oet
en		36		5/67402	amit WO	J juo j	Shirt	180	oal
1 <sub>CC</sub>	Supply	current	V <sub>CC</sub> = MAX	5/67401A	et puiset	eaFl not	Mas	170	aut
20	The state of the s	Inputs low, outputs open.	5/67402A	et (o Si	seFl rei	Nas	190	BM1	
				67401B			91	180	it essot
				67402B	i paitainata	mind	13 M	200	i9

<sup>\*</sup> Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

#### **Functional Description**

#### Data Input

After power up the Master Reset is pulsed low (Fig. 10) to prepare the FIFO to accept data in the first location. When Input Ready (IR) is HIGH the location is ready to accept data from the  $\mathsf{D}_\mathsf{X}$  inputs. Data then present at the data inputs is entered into the first location when the Shift In (SI) is brought HIGH. A SI HIGH signal causes the IR to go LOW. Data remains at the first location until SI is brought LOW. When SI is brought LOW and the FIFO is not full, IR will go HIGH, indicating that more room is available. Simultaneously, data will propagate to the second location and continue shifting until it reaches the output stage or a full location. If the memory is full, IR will remain LOW.

#### **Data Transfer**

Once data is entered into the second cell, the transfer of any full cell to the adjacent (downstream) empty cell is automatic, activated by an on-chip control. Thus data will stack up at the end of the device while empty locations will "bubble" to the front. tpt defines the time required for the first data to travel from input to the output of a previously empty device.


#### **Data Output**


Data is read from the  $O_X$  outputs. When data is shifted to the output stage. Output Ready (OR) goes HIGH, indicating the presence of valid data. When the OR is HIGH, data may be shifted out by bringing the Shift Out (SO) HIGH. A HIGH signal at SO causes the OR to go LOW. Valid data is maintained while the SO is HIGH. When SO is brought LOW the upstream data, provided that stage has valid data, is shifted to the output stage. When new valid data is shifted to the output stage, OR goes


HIGH. If the FIFO is emptied, OR stays LOW, and O<sub>X</sub> remains as before, (i.e. data does not change if FIFO is empty). Input Ready and Output Ready may also be used as status signals indicating that the FIFO is completely full (Input Ready stays LOW for at least t<sub>PT</sub>) or completely empty (Output Ready stays LOW for at least t<sub>PT</sub>).

#### **AC Test and High Speed App.Notes**

Since the FIFO ia a very high speed device, care must be exercised in the design of the hardware and the timing utilized within the design. The internal shift rate of the FIFO typically exceeds 20MHz in operation. Device grounding and decoupling is crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. MMI recommends a monolithic ceramic capacitor of 0.1 µF directly between V<sub>CC</sub> and GND with very short lead length. In addition, care must be exercised in how the timing is set up and how the parameters are measured. For example, since an AND gate function is associated with both the Shift In-Input Ready combination, as well as the Shift Out-Output Ready combination, timing measurements may be misleading, i.e., rising edge of the Shift In pulse is not recognized until Input Ready is High. If Input Ready is not high due to (a) too high a frequency, (b) too wide a Shift In pulse at that frequency, or (c) FIFO being full or effected by Master Reset, the Shift In activity will be ignored. This will affect the device from a functional standpoint, and will also cause the "effective" timing of Input Data Hold Time (TIDH) and the next activity of Input Ready (TIRL) to be extended relative to Shift ingoing High. This same type of problem is also related to TIRH, TORL and TORH as related to Shift Out.







- 1 Input Ready HIGH indicates space is available and a Shift In pulse may be applied.
- 2 Input Data is loaded into the first word.
- 3 Input Ready goes LOW indicating the first word is full.
- 4 The Data from the first word is released for "fall-through" to second word.
- (5A) The Data from the first word is transferred to second word. The first word is now empty as indicated by Input Ready HIGH.
- 5B If the second word is already full then the data remains at the first word. Since the FIFO is now full Input Ready remains low.

NOTE: Shift In pulses applied while Input Ready is LOW will be ignored. (See Figure 4.)




Figure 4. Data is Shifted in Whenever Shift In and Input Ready are Both HIGH

- 1) FIFO is initially full.
- 2 Shift Out pulse is applied. An empty location starts "bubbling" to the front.
- 3 Shift In is held HIGH.
- (4) As soon as Input Ready becomes HIGH the Input Data is loaded into the first word
- (5) The Data from the first word is released for "fall through" to second word.




Figure 5. Output Timing

- 1 The diagram assumes, that at this time, words 63, 62, 61 are loaded with A. B. C Data, respectively.
- 2 Data is Shifted Out when Output Ready is HIGH and Shift Out makes a HIGH to LOW transition.




Figure 6. Typical Waveforms for 10 MHz Shift Out Data Rate (67401/2)

- 1) The diagram assumes, that at this time, words 63, 62, 61 are loaded with A, B, C Data, respectively.
- 2 Data in the crosshatched region may be A or B Data.





Figure 7. The Mechanism of Shifting Data Out of the FIFO.

- 1) Output Ready HIGH indicates that data is available and a Shift Out pulse may be applied.
- (2) Shift Out goes HIGH causing the next step.
- (3) Output Ready goes LOW.
- (4) Contents of word 62 (B-DATA) is released for "fall through" to word 63.
- (5A) Output Ready goes HIGH indicating that new data (B) is now available at the FIFO outputs.
- (5B) If the FIFO has only one word loaded (A-DATA) then Output Ready stays LOW and the A-DATA remains unchanged at the outputs.

NOTE: Shift Out pulses applied when Output Ready is LOW will be ignored.








Figure 9. Data is Shifted Out Whenever Shift Out and Output Ready are Both HIGH.


- 1) Word 63 is empty.
- (2) New data (A) arrives at the outputs (word 63).
- Output Ready goes HIGH indicating the arrival of the new data.
- 4) Since Shift Out is held HIGH, Output Ready goes immediately LOW.
- (5) As soon as Shift Out goes LOW the Output Data is subject to change as shown by the dashed line on Output Ready



1) FIFO initially full.



57402 Die Pattern Step: G Size: 128x166 mils



#### Features/Benefits

- Guaranteed 5 MHz shift in/Shift out rates
- Low Power Consumption
- TTL inputs and outputs
- . Readily expandable in the word and bit dimensions
- Structured pinouts. Output pins directly opposite corresponding input pins
- Asynchronous operation
- Pin compatible with Fairchild's F3341 MOS FIFO and much faster

### Description

The 67L401 is a low-power First In/First Out (FIFO) memory device with TTL speed. This device is organized in a 64x4-bit structure and easily cascadable with similar FIFOs to any depth or width. A 5MHz data rate with fast "fall through" time allows usage in tape and disc controllers, printers and communications buffer applications. This data rate is much faster than a comparable MOS device. The FIFO is a register-based device. Data entered at the inputs "falls through" to the empty space closest to the output. Data is shifted out in the same sequence it is shifted in. FIFOs can be cascaded to any depth in a handshake mode. Also, the width can be increased by putting the Input Ready signals through an AND gate to give a composite Input Ready. Similarly, the Output Ready signals should be gated to form a composite Output Ready.

Generally, FIFOs are used in digital systems performing data transfers when source and receiver are not operating at the same data rate. FIFOs are also used as data buffers where the source and receiver are not operating at the same time. The 67L401 is particularly useful where low-power consumption is critical.


### **Ordering Information**

PART NUMBER	PKG	TEMP	DESCRIPTION
67L401	N	СОМ	5 MHz 64x4 FIFO
67L401	J	СОМ	5 MHz 64x4 FIFO


#### **Block Diagram**

**Pin Configuration** 

67L401 64x4



### the Shift in to Input Ready HIGH



Landard Test Load

TWX: 910-338-2376

Monolithic MM Memories a

#### Absolute Maximum Ratings

Supply voltage V <sub>CC</sub>	5V to 7V
Input voltage	1.5V to 7V
Off-state output voltage	5V to 5.5V
Storage temperature range	-65° C to + 150° C

### **Operating Conditions**


SYMBOL	PARAMETER	FIGURE	MIN	COMMERCIAL TYP	MAX	UNIT
VCC	Supply voltage		4.75	5	5.25	V
TA	Operating free-air temperature		0		75	°C
tSIH <sup>†</sup>	Shift in HIGH time	1	55	word and bit dime	adt of aldebourges	ns
tSIL	Shift in LOW time	1	55	out pins directly o	ed placets. Outs	ns
<sup>t</sup> IDS	Input data set up	1	10		input pins	ns
<sup>t</sup> IDH	Input data hold time	g 1	80		onque operation	ns
t <sub>SOH</sub> †	Shift Out HIGH time	5	55 0319	hild's F3341 MOS	spatible with Faird	ns
tsol	Shift Out LOW time	5	55			ns
t <sub>MRW</sub>	Master Reset pulse	10	40			ns
<sup>t</sup> MRS	Master Reset to SI	10	35		maitri	ns

# Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER	FIGURE	COMMERCIAL MAX	UNIT
f <sub>IN</sub>	Shift in rate	1 08	parable MOS device. The FIFO is a regist a -bas	MHz
t <sub>IRL</sub> †	Shift in to Input Ready LOW	1 90	75 ne output. Data is shifted out in the sai	ns
tIRH <sup>†</sup>	Shift in to Input Ready HIGH	1 (8)	is 187 ad in FIFOs can be cascaded to any det	ns
four	Shift Out rate	5	lare mode, Also, the width oan be increased to a	MHz
tORL†	Shift Out to Output Ready LOW	5	e In 75 Ready. Similarly, the Output Ready sign	ns
tORH†	Shift Out to Output Ready HIGH	5	gali 08 o form a composite Output heady.	ns
todh .	Output Data Hold (previous word)	5	FIFOS are used in digital systems particles are not operating	ns
tods	Output Data Shift (next word)	5	data60 te. FIFOs are also used as data buff	ns
t <sub>PT</sub>	Data throughput or "fall through"	4, 8	a de la contra del contra de la contra del contra de la contra del l	μS
<sup>t</sup> MRORL	Master Reset to OR LOW	10	85	ns
<sup>t</sup> MRIRH	Master Reset to IR HIGH	10	85	ns
t <sub>IPH</sub> *	Input Ready pulse HIGH	4	20	ns
tOPH*	Output Ready pulse HIGH	8	20	ns

<sup>†</sup> See AC test and application note.

#### **Standard Test Load**



Input Pulse = 3V Input Rise and Fall Time (10% - 90%) Measurements made at 1.5 V

<sup>\*</sup> This parameter applies to FIFOs communicating with each other in a cascade mode.

#### **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAMETER	TE	ST CONDITIONS	MIN TYP	MAX	UNIT
V <sub>IL</sub>	Low-level input voltage				0.8	V
V <sub>IH</sub>	High-level input voltage	TO LABORATION IN		2†		V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA		-1.5	V
I <sub>IL1</sub>	Low-level D <sub>0</sub> -D <sub>3</sub> MR input current SI, SO	V <sub>CC</sub> = MAX	V <sub>I</sub> = 0.45V		-0.8 -1.6	mA mA
IH.	High-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.4V		50	μΑ
II	Maximum input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5V	HOU	- 4	mA
VOL	Low-level output voltage	V <sub>CC</sub> = MIN	I <sub>OL</sub> = 8mA		0.5	V
VOH	High-level output voltage	V <sub>CC</sub> = MIN	I <sub>OH</sub> = -0.9mA	2.4		V
los	Output short-circuit current*	V <sub>CC</sub> = MAX	V <sub>0</sub> = 0V	-20	-90	mA
lcc	Supply Current	V <sub>CC</sub> = MAX Input	s Low, Outputs Open	95	110	mA

<sup>\*</sup> Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

# Functional Description Data Input

After power up the Master Reset is pulsed low (Fig. 11) to prepare the FIFO to accept data in the first location. When Input Ready (IR) is HIGH the location is ready to accept data from the  $\mathsf{D}_\mathsf{X}$  inputs. Data then present at the data inputs is entered into the first location when the Shift In (SI) is brought HIGH. A SI HIGH signal causes the IR to go LOW. Data remains at the first location until SI is brought LOW. When SI is brought LOW and the FIFO is not full, IR will go HIGH, indicating that more room is available. Simultaneously, data will propagate to the second location and continue shifting until it reaches the output stage or a full location. If the memory is full, IR will remain LOW.

#### **Data Transfer**

Once data is entered into the second cell, the transfer of any full cell to the adjacent (downstream) empty cell is automatic, activated by an on-chip control. Thus data will stack up at the end of the device while empty locations will "bubble" to the front. tpt defines the time required for the first data to travel from input to the output of a previously empty device.

#### **Data Output**


Data is read from the  $O_X$  outputs. When data is shifted to the output stage, Output Ready (OR) goes HIGH, indicating the presence of valid data. When the OR is HIGH, data may be shifted out by bringing the Shift Out (SO) HIGH. A HIGH signal at SO causes the OR to go LOW. Valid data is maintained while the SO is HIGH. When SO is brought LOW the upstream data, provided that stage has valid data, is shifted to the output stage. When new valid data is shifted to the output stage, OR goes HIGH. If the FIFO is emptied, OR stays LOW, and  $O_X$  remains as before, (i.e. data does not change if FIFO is emptyl).


Input Ready and Output Ready may also be used as status signals indicating that the FIFO is completely full (Input Ready stays LOW for at least  $t_{pT}$ ) or completely empty (Output Ready stays LOW for at least  $t_{pT}$ ).

## **AC Test and Application Note**

Since the FIFO is a high-speed device care must be exercised in design of the hardware and the timing. Though the external data rate is 5MHz, internally the device is several times as fast. Device grounding and decoupling is crucial to correct operation as the FIFO is sensitive to very small glitches caused by long reflective lines, high capacitances, and/or poor supply decoupling and grounding. We recommend a monolithic ceramic capacitor of 0.1 µF directly between VCC and GND with a very short lead length. In addition, care must be exercised in timing set-up and measurement of parameters. For example, since an AND gate function is associated with both the Shift In-Input Ready Combination as well as the Shift Out-Output Ready Combination, timing measurements may be misleading, i.e., Rising edge of the Shift-In pulse is not recognized until Input-Ready is high. If Input-Ready is not high due to (a) too high a frequency, (b) too wide a Shift-In pulse at that high frequency, or (c) FIFO being full or affected by Master Reset, the Shift-In activity will be ignored. This will effect the device from a functional standpoint and will cause the "effective" timing of Input Data Hold Time (TIDH) and the next activity of Input Ready (TIRL) to be extended relative to Shift-In going high.


<sup>†</sup> This is an absolute voltage with respect to device GND (Pin 8 or 9) and includes all overshoots due to test equipment.





Core data is entered into the second cell the marsler of are full

(a) I was a fast being a country is full forced on it the memory cell forced on its full full forced on its full forced on i



- A HIGH signal Input-Ready is not high du
- (1) Input Ready HIGH indicates space is available and a Shift In pulse may be applied.
- 2) Input Data is loaded into the first word.
- 3 Input Ready goes LOW indicating the first word is full.
- 4 The Data from the first word is released for "fall-through" to second word
- (5A) The Data from the first word is transferred to second word. The first word is now empty as indicated by Input Ready HIGH.
- (5B) If the second word is already full then the data remains at the first word. Since the FIFO is now full Input Ready remains low.

  NOTE: Shift In pulses applied while Input Ready is LOW will be ignored (See Figure 5).




Figure 4. Data is Shifted in Whenever Shift In and Input Ready are Both HIGH

- 1) FIFO is initially full.
- (2) Shift Out pulse is applied. An empty location start "bubbling" to the front.
- (3) Shift In is held HIGH.
- (4) As soon as Input Ready becomes HIGH the Input Data is loaded into the first word.
- The Data from the first word is released for "fall through" to second word.

SHIFT OUT

OUTPUT READY

OUTPUT DATA

OUTPUT DATA

OUTPUT DATA

A-DATA

B-DATA

C-DATA

1) The diagram assumes, that at this time, words 63, 62, 61 are loaded with A. B, C Data, respectively, at went and con-

Figure 5. Output Timing




Figure 6. Typical Waveform for 5 MHz Shift Out Data Rate

- 1) The diagram assumes, that at this time, words 63, 62, 61 are loaded with A, B, C Data, respectively.
- 2 Data in the crosshatched region may be A or B Data.





Figure 7. The Mechanism of Shifting Data Out of the FIFO

- 1) Output Ready HIGH indicates that data is available and a Shift Out pulse may be applied.
- Shift Out goes HIGH causing the next step.
- (3) Output Ready goes LOW.
- (4) Contents of word 62 (B-DATA) is released for "fall through" to word 63.
- (5A) Output Ready goes HIGH indicating that new data (B) is now available at the FIFO outputs. 30 50 60 above and applying
- (5B) If the FIFO has only one word loaded (A-DATA) then Output Ready stays LOW and the A-DATA remains unchanged at the outputs.






Figure 11. Cascading FIFOs to Form 128 x 4 FIFO with 67L401's

FIFOs can be easily cascaded to any desired depth. The handshaking and associated timing between the FIFOs are handled by the FIFOs themselves.




Figure 12. 64 x 8 FIFO with two 67L401's

FIFOs are expandable in depth and width. However, in forming wider words two external gates are required to generate composite Input and Output Ready flags. This need is due to the different fall through times of the FIFOs.

### **Applications**

FIFOs are typically used as temporary data buffers between mismatching data rates. Such an application is shown in Figure 13.

The 67L401's can also be used in a bidirectional operation as shown in Figure 14.





Figure 13. FIFO as data buffer between slow steady rate and fast 'burst' rate.



NOTE: Both depth and width expansion can be used in this mode.

Figure 14. Bidirectional FIFO application.

#### Applications

FIFOs are typically used as temporary data buffers between mismatching data rates, Such an application is shown in Figure 13.

The 67L401's can also be used in a bidirectional operation as shown in Figure 14.





Figure 13. FIFO se data buffer between slow eleedy rate and fast 'burst' rate.



NOTE: Buth depth and winth expansion can be used in this mode

Floure 14. Bidirectional FIFO application.

demory Support Series Selection Guida

Introduction **Military Products Division PROM** ROM **Character Generators** PLETM PAL®/HAL® Circuits HMSI™ **FIFO Memory Support Series Arithmetic Elements and Logic** Multipliers/Dividers Interface **General Information Package Drawings** Representatives/Distributors

## **Memory Support Series Selection Guide**

# Dynamic RAM Controllers

DESCRIPTION	PART NUMBER	APPLICATIONS	PINS
Multi-mode DRAM Controller/Driver	SN74S408-3 SN74S408-2 SN74S408	16K DRAMs 64K	48
Multi-mode DRAM Controller/Driver	SN74S409-3 SN74S409-2 SN74S409	16K, 64K, 256K DRAMs	48

#### Octal Dynamic-RAM Drivers

DRAM Drivers with complementary Enables	SN54/74S700/731	Plug compatible with 'S210/241	20
DRAM Drivers with assertive Low Enables	SN54/74S730/734	Replaces Am2965/66 also pin compatible with 'S240/244	20

#### **Power-Strobe Device**

Quad Power/Logic Strobe	HD1-6600-8/HD1-6605-8 HD1-6600-5/HD1-6605-5 HD1-6600-2/HD1-6605-2	Useful to "power down" devices to reduce total system power	16
-------------------------	---	---	----

#### Contents

	Selection Guide 10- Contents 10-	
"Improving Your Memory		
		3
SN74S408-3	Multi-Mode DRAM Controller/Driver 10-	10
SN74S408-2	Multi-Mode DRAM Controller/Driver 10-	10
SN74S408	Multi-Mode DRAM	10
311/43406	Controller/Driver 10-	10
SN74S409-3	Multi-Mode DRAM	10
0111 10 100 0	Controller/Driver 10-2	27
SN74S409-2	Multi-Mode DRAM	
	Controller/Driver 10-2	27
SN74S409	Multi-Mode DRAM	
	Controller/Driver 10-2	27
SN54/74S700/731	DRAM Drivers with	
	Complementary Enable 10-9	51
SN54/74S730/734	DRAM Drivers with	
1174 0000 0 1174 0005 0	Assertive Low Enables 10-5	51
HD1-6600-8/HD1-6605-8	Quad Power/	0
HD1-6600-5/HD1-6605-5	Logic Strobe 10-6 Quad Power/	0
1121 0000 3/1121 0000 3	Logic Strobe 10-6	60
HD1-6600-2/HD1-6605-2	Quad Power/	
	Logic Strobe 10-6	60

# Improving Your Memory With 'S700-Family MOS Drivers

Chuck Hastings and Suneel Rajpal

#### Introduction on Seen Tall + set A.D. V. 8430.0

Today, fast-access-time high-density dynamic randomaccess-memory integrated circuits (DRAMs) are where it's at in the design of commercial computer memories of any size, from tabletop personal-computer memories to giant mainframe memories; magnetic cores are, now, "but a distant memory." As a computer-scene corollary to Parkinson's First Law<sup>r1</sup>, "Work expands to fill the time available," it is observably always true that "Computer software expands to fill the memory available." Thus, the rapid advancements which have been made in the cost, density, availability, second-source standardization, and reliability of DRAMs have generally come just in the nick of time to keep up with the computer industry's insatiable demand for ever-larger main memories. To pick but one example, the Hewlett-Packard 3000-series minicomputer family was originally introduced with a maximum main-memory configuration of 131,072 bytes; today, the maximum configuration is 8,388,608 bytes, and plans for even larger configurations are already taking shape.

Unfortunately, the technological advancements in the peripheral integrated circuits needed to drive all of these DRAMs have, to say the least, been noticeably less rapid. The usual design practice has been to drive large DRAM arrays with high-current buffers such as 'S240s, coupled with external series resistors in the driven signal lines. Now, with the introduction of the Monolithic Memories 'S700/730/731/734 MOS drivers, the memory designer's task is greatly simplified.

The 'S700, 'S730, 'S731, and 'S734 are fast and powerful Schottky-technology TTL 8-bit buffers, specialized to drive large numbers of dynamic RAMs. Their internal design is particularly well adapted to driving signal lines with lots and lots of distributed capacitance. They are drop-in, pincompatible replacements for the respective first-generation 'S240-family high-current drivers — 'S210, 'S240, 'S241, and 'S244, which excel for their intended high-current applications or even for lumped-capacitance applications but can be awkward to use in typical DRAM memory-board designs.



"...THE MONOLITHIC MEMORIES '5700, '5730, '5731, AND '5734 ARE...SPECIALIZED TO DRIVE LARGE NUMBERS OF DYNAMIC RAMS..."

So that you understand the essentials of what you need to know to design memory boards which work, we'll first take a quick glance at the electrical situation, complete with equations. Don't worry — we won't actually **derive** these equations here; derivations are readily available in the literature<sup>r2</sup>, <sup>r3</sup>, and our purpose is simply to motivate some otherwise arbitrary-sounding statements as to what constitutes good layout practice. Following that, we'll present the rationale behind the various members of the family and their differing functional behavior or "architecture." Finally, we'll discuss some pragmatic design issues; how to avoid information loss due to glitches in battery-backup-protected memory systems during power failure, and when and where to use the 'S700 and 'S731 complementary-enable parts.

### **The Memory-Board Design Problem**

The central problem facing the designer of a memory board is to drive a large number of highly-capacitative DRAM address, data, and control inputs just as fast as they can safely be driven, since memory speed (like memory size) is something which computer-system designers can never get quite enough of. Typically, a designer places from 70 to 300 DRAMs on a single board. Now, the address and data inputs of a DRAM have very non-negligible input capacitances — 3.5 picofarads (pf) typical, and 5 or even 7 pf worst-case; the control inputs may have as much as 10 pf worst-case. Assuming 5 pf, the total capacitance per address or data line per board must by simple multiplication fall between 350 pf and 1500 pf - even more when the capacitance of the printed-circuit-board (PCB) wiring traces is reckoned with. These numbers are not at all the sort of numbers you normally see on the data sheets for most of the industry-standard 8-bit buffers - those have for many years conventionally been specified by all vendors at 15 pf, 50 pf, etc. apparently according to the proposition that "small is beautiful," i.e., the logic delays and waveforms come out more agreeably at those numbers.

In keeping with motherhood and apple pie, the memoryboard design obviously must be optimized for speed, reliability, physical area, and dollar cost; the topology (the physical organization and length of the wiring traces) and the number of drivers are chosen accordingly. Since contemporary DRAMs receive their complete addresses in two pieces, a "row address" and a "column address" (corresponding to the cell layout within the DRAM chip), the speed of the address-driving circuits is particularly critical since the bit pattern transmitted on the address lines must be changed twice during each complete memory read or write cycle. In DRAM "architecture," the row and column addresses are of equal length, say n bits, and the width of the data word within the DRAM is one bit in most contemporary parts. The first DRAMs with this architecture, in the mid-1970s, had n = 6, and thus were  $2^{12}x1 = 4096x1$  or "4K" DRAMs. By now, of course, such tiny DRAM sizes are

obsolete, and even 16K (16384x1) DRAMs are a super-low-cost commodity. Much commercial design today is being done with 64K (65536x1) DRAMs, and even larger DRAMs are coming soon; 256K (262144x1) DRAMs pin-compatible with the usual 64K types have been announced.


When all of these factors are taken into account, the practical upper limit to how many DRAM inputs can be hung on one trace is usually thought to be in the range of 80 to 100. This limit has some implications with respect to word length and word organization. The combined effect of the system word length as seen by the computer programmer, the number of check-code bits used for whatever checking scheme is employed, and the number of different words simultaneously accessed on one memory operation is to make certain odd-sounding total word lengths popular:

Organization	Total Word Length	Data Word Length	Check Bits/ Word	Checking Scheme
17x4	68	16	1	Simple parity
72x1	72	64	8	Hamming code
39x2	78	32	7	Hamming code
22x4	88	16	6	Hamming code

Table 1. Common DRAM Memory-Board Organizations

### **Assumptions and Equations**

The key to good memory-board design is optimization of the layout and impedance of the wiring traces, and the choice of efficient RAM drivers. In prototype wirewrapped boards, the characteristic impedance of a wire which is at a varying distance from a ground plane as it crosses hill-and-dale over other wires may be difficult to control or predict, but is likely to be within the range of 100 to 120 ohms. In production memory boards, however, it is often a good approach to use **microstrips** to interconnect the array of DRAMs. A microstrip is simply a PCB wiring trace over a ground plane, separated from that ground plane by a thin layer of insulating medium such as fiberglass. A cross section of a microstrip is shown in Figure 1.



The equations needed to design a memory board for a DRAM array interconnected by microstrips are listed below. Their rationale and derivation can be found in references on the application of electromagnetic field theory to circuit-board design r2, r3.

Figure 1. Microstrip Cross Section

Z<sub>O</sub> = the characteristic trace impedance.

$$= \frac{87}{\sqrt{e_r + 1.41}} \ln \left( \frac{5.98h}{0.8w + t} \right) \text{ohms}$$

T<sub>d</sub> = the trace propagation velocity.

=  $0.0848 \sqrt{0.475e_r + 0.67}$  nsec/inch

Co = the trace capacitance.

= 1000  $(T_d/Z_0)$  pf/inch

C<sub>d</sub> = the equivalent trace capacitance associated with each DRAM. It takes 0.5 inches to interconnect one DRAM.

= 3.5 pf/0.5 inch = 7 pf/inch

Z'<sub>0</sub> = the modified trace impedance due to the capacitive loading of the DRAMs.

$$= \frac{Z_0}{\sqrt{1 + C_d/C_0}}$$

T'<sub>d</sub> = the modified trace propagation time due to the capacitive loading of the DRAMs.

$$= T_d \sqrt{1 + C_d/C_o}$$

#### Where:

er = the relative dielectric constant of the PC board.

h = the distance from the trace to the ground plane.

w = the width of the trace.

t = the thickness of the trace.

# **Design Approaches and Their Consequences**

Very well then, let's charge right in and see what these formidable-looking equations predict will happen when a memory board is laid out in an obvious, common-sense manner. To make the example specific, we choose the 39x2 organization, so that from a circuit point of view the word length on the memory board is 78 bits. Now, each wiring trace has a capacitance (CTRACE) and an inductance (LTRACE) per DRAM; assuming that the DRAMs are deployed at uniform intervals along the trace, these values are determinable easily from the values per-unit-length from the microstrip equations just presented, once the spacing in inches between DRAMs has been specified. (The value for LTRACE has been buried in the equation for Zo above and won't appear in any subsequent equations.) To be specific, we'll make the realistic assumption of one DRAM per 1/2 inch of trace. Each DRAM input also has a capacitance (CDRAM) and an inductance (which we're justified in neglecting); we'll assume that these are uniform, although the most sophisticated designers consider distributions of DRAM capacitances. The electrical situation which results is shown in Figure 2:




Figure 2. Transmission-Line Equivalent of a Single DRAM Wiring Trace

The following values can then be calculated using the appropriate equations:

 $Z_{0} = 85 \text{ ohms}$   $T_{d} = 0.15 \text{ nsec/inch}$   $C_{0} = 1.76 \text{ pf/inch}$   $Z_{0}' = 38 \text{ ohms}$   $T_{d}' = 0.35 \text{ nsec/inch}$ 

If we just string the DRAMs right down the trace like Christmastree lights, it will take 39 inches of trace to connect all 78 of them. So the actual propagation delay of the drive signal as it surges down this trace will be  $T_{\rm cl}$  times 39 inches, or 0.35x39 = 13.7 nsec.

Notice that we are embarked on a design which is **specific** to the properties, including  $C_{DRAM}$ , of the DRAMs which we are using; a final board design is inevitably, to some extent, "tuned" to a specific DRAM type. If  $C_{DRAM}$  changes, even in what might be considered the favorable direction (smaller, obviously!), the trace impedance gets changed and the design may no longer be "tuned." But we won't worry about that here.

Now, an 'S240 driver, such as we have assumed to be driving the trace, has a signal rise time or fall time of anywhere from 2 nsec to 10 nsec, depending on semiconductor manufacturing parameters. (The rise time is, to be precise, defined as the time it takes for the output voltage to go from 10% of full-scale to 90% of full-scale; the fall time is the obvious converse.) A good rule-of-thumb for circuit-board designers is that twice the propagation delay of the trace should be less than the rise time or fall time of the driver in order to avoid serious signal reflections, in which a "reflected" electromagnetic wave comes bouncing back from the other end of the trace. In other words, 2x 13.7 nsec = 27.4 nsec must be less than 2-to-10 nsec, which it obviously isn't. Hence there will be reflections on this line, and ringing of the signal will occur, resulting in a waveform in the trace which looks like that of Figure 3 for a High-to-Low transition at the 'S240 output. The amplitude of the ringing voltage in real systems may be as much as 2v or even 2.5v.




Figure 3. Line Ringing Due To Driver Mismatch

An 'S240 has a Schottky-driver output stage which may simplistically and approximately be represented as shown in Figure 4. When the 'S240 is driving to the logic High state, the

state to High, but only about 10 ohms when driving from High to Low — a 3:1 difference. Thus, as the large lower transistor in the output "totem-pole" structure turns on very fast because of this low impedance, the fall time is **extremely** fast, and when ringing occurs the result may be **undershoot** — the voltage in the trace actually falls **below ground**.

An obvious consequence of ringing in the signal trace is that the system designer must allow much longer for the driver voltages, as seen by the DRAM inputs, to settle down after a transition since the ringing may be severe enough to repeatedly cross the switching threshold for the DRAMs. If this settling only had to happen once per memory access it would be bad enough, but it happens **twice** — remember that first the **row** address, and then the **column** address, gets transmitted over the address lines. Thus the allowances made for ringing cause memory performance, as measured by access time and/or cycle time, to significantly deteriorate.

Figure 4. Typical Schottky-Driver Output Impedances

Even worse things can happen because of undershoot. First, if the voltage as seen by the DRAM inputs ever falls below -1.0v, that is, more than a volt below the steady-state PCB ground voltage at the DRAM ground pins, the contents of the "row-address registers" within the DRAMs can be altered. (Some DRAMs are supposed to be able to stand -2v for 20 nsec, but others just can't handle it.) Thus, if a write operation is in progress, the data word can get written helter-skelter into different address locations in different DRAMs (remember, each DRAM is just 1 bit wide!), so that the entire memory system very rapidly forgets everything it once knew. Second, the current surges resulting from severe undershoot may cause some 'S240-type drivers themselves to rather quickly self-destruct, which can be particularly annoying if they have been dip-soldered into place.

At this point it appears that our simple, common-sense first cut at memory-board layout is a naive recipe for disaster. So what can we do to improve on this naive approach and get the memory board to work?

First, we can **series terminate** the trace with a 10-ohm resistor to improve the impedance match. "Series termination" simply means that the resistor is located right at the 'S240 output, between it and the rest of the trace. 10 ohms is probably the minimum value for this resistor; other values of up to 33 ohms are also in use, according to the design context.

Second, much of our problem came about because of the sheer physical length of the trace, so we can modify the topology to cut that in half by having two "legs" rather than just

one off the driver output, which should essentially cut the propagation time for the trace in half.

Third, we also if need be could vary the trace **width** w to change the trace impedance  $Z_0$  to a value more to our liking, in order to fine-tune the design, but we won't pursue that possibility here.

The result is the significantly-different layout of Figure 5, with all of the cute little capacitors and inductors omitted for clarity (or actually for sheer laziness):




Figure 5. An Improved Layout

When the calculations are repeated, it turns out that the propagation delay down each leg of the trace is half as much, or 6.9 nsec; and the output impedances of the 'S240-plus-series-resistor are now 40 ohms when driving from Low to High, and 20 ohms when driving from High to Low, which is only a 2:1 difference. The trace impedance seen by this 'S240-plus-series-resistor is that of two 38-ohm legs in parallel, or 19 ohms, which is a very much better match to its effective output impedance. Also, the series resistor acts to slow down the exceedingly-rapid fall time of the 'S240, to the point where it may not be a great deal less than (or may even exceed) twice the trace propagation delay. So, obviously, we're a lot better off than we were.

Unfortunately, we're still not home free. We've also slowed down the rise time of the 'S240, i.e., the Low-to-High transition, which we weren't intending to do since it wasn't a problem. What we really would like is for the Low-to-High transition time and the High-to-Low transition time to become virtually the same, i.e., "symmetric." Now, DRAM addresses and data have a generally unpredictable salt-and-pepper mixture of ones and zeroes, and there is no way to take advantage under system conditions of a circuit design with one of these transition times much faster than the other. So computer-systems people, who have to be brutal realists rather than cockeved optimists if their systems are to work reliably under real-world assumptions, normally just take whichever of these two transition times is "worse" (that is, longer) as the "logic delay" of the part as it operates within a system. Which is only reasonable! And thus it comes about that a deterioration in transition-time symmetry translates as a deterioration in net system speed.

So what do we do next? Well, we could try applying the same improvements a second time, by breaking the trace into four legs; however, physically interconnecting these four legs then will add more trace length, so that topology has to be traded off against interconnection efficiency. What would just get us out of this whole mess is if we could get inside the 'S240 and put the series resistor someplace where it will result in the effective output impedance of the driver being the same whether it is driving from Low to High or from High to Low. But we can't do that. Can we? Can we???

#### The 'S700-Family Drivers to the Rescue

Well, we can't exactly get **inside** an 'S240 and stick in a series resistor. We can, however, pull the 'S240 out of the socket it is occupying, and pop in an 'S730 — which is a **pin-compatible drop-in replacement**, and has the series resistor in exactly the right place. If we had been using a different 'S240-family driver, we could still have done the same thing — an 'S734 replaces an 'S244, an 'S700 replaces an 'S210, and an 'S731 replaces an 'S241; more on the various part types shortly.

When thus popped in as 'S240-type driver replacements, 'S700, 'S730, 'S731, and 'S734 drivers will generally speed up the total effective access and cycle times for most DRAM boards. This speed improvement is achieved by a sophisticated, rather than a brute-force, circuit-design approach. We've already let the cat out of the bag; they feature a new type of output stage, incorporating a bullt-in series limiting resistor, designed to efficiently drive highly-capacitative loads such as arrays of DRAM inputs interconnected by typical printed-circuit-board (PCB) wiring traces. This series resistor is located in the ideal place — between the collector of the lower output transistor in the totem-pole structure and the output pin. (See Figure 6.)




Figure 6. The Dynamic-RAM-Driver Circuit Output Stage

Now that the all-important resistor is safely inside the driver chip, its value is chosen as 20-25 ohms, so that the **in-system** Low-to-High and High-to-Low transition times of the resulting driver output stage remain symmetric, **with** the series resistor accounted for, under a wide range of circuit-loading conditions. The equivalent to Figure 4 for this new improved output stage is:





Figure 7. Driver Output Stage for 'S700-Series Buffers

What does that additional resistor in the transistor buy you? Plenty, when coupled with the other design features incorporated into the 'S700, 'S730, 'S731, and 'S734. First, there is a balanced impedance of about 25 ohms for either the Low-to-High transition or the High-to-Low transition. Since the effective impedance for the Low-to-High transition is now considerably higher than it was when using an 'S240, the undershoot problem goes away — the output voltage can never have an undershoot worse than 0.5v. Ringing can still occur; however, the time taken to reach an acceptable zero level is smaller than it was when using an 'S240, as shown in Figure 8.

Another advantage of the 'S700, 'S730, 'S731, and 'S734 is the high-state output voltage, now guaranteed to reach at least  $V_{\rm CC}$ -1.15v. Certain MOS DRAM inputs are specified to require a minimum  $V_{\rm IH}$  of 2.7 volts. More on this and other specification issues in just a minute.



t<sub>1</sub> = TIME TO ACCEPTABLE "LOW" LOGIC LEVEL FOR THE 'S240 WITHOUT AN EXTERNAL RESISTOR.

t2 = TIME TO ACCEPTABLE "LOW" LOGIC LEVEL FOR THE 'S730.

Figure 8. Comparison of Undershoots; 'S240 and 'S730

Undershoot control, balanced High-state and Low-state output impedances, and appropriate voltage levels make the 'S700, 'S730, 'S731, and 'S734 very efficient RAM drivers. Consequently, although 'S240-family buffers may exhibit greater speed under light loading conditions and may even sink larger currents when operated in test jigs, 'S700-family buffers are likely to perform better under realistic system conditions when driving large capacitive loads is a major factor in the application. There may even be some non-DRAM bus-driving applications where such is the case!

And, as small added bonuses, the designer no longer has to find the physical space on his/her board for the external limiting resistors, and the resistors themselves no longer have to be paid for, and nobody has to be paid to stuff them into place on production copies of the board. All in all, an across-the-board "win-win" situation.

#### Keeping the Family Straight

Of the four new buffers in the 'S700 family, two — the 'S730 and 'S734 — are alternate-source versions of the Am2965 and Am2966 respectively. These two parts were originally introduced

by AMD, which has also designated them alternatively as AmZ8165 and AmZ8166.

The other two buffers — the 'S700 and 'S731 — are **complementary-enable** versions of the 'S730 and 'S734 respectively, just as the 'S210 and 'S241 are complementary-enable versions of the 'S240 and 'S244. Complementary-enable parts excel in driving buses where the information to be placed on the bus can come from two different but physically adjacent origins, such as instruction addresses and data addresses in a bit-slice bipolar microcomputer system, or row-address fields and column-address fields on a DRAM memory board; more on this later.

These four new 'S700-family buffers may be grouped with Monolithic Memories' other buffers in a 2x2 matrix chart or "Karnaugh map," with the dimensions of this map chosen to be the assertiveness of the second-buffer-group enable input  $E_2$  (here across the top, or X-axis) and the polarity of the databuffer logical elements themselves (here down the side, or Y-axis). This chart is Table 2 of "Pick the Right 8-bit or 16-bit Interface Part for the Job," in section 13 of this databook.

The logic symbols for each of these four parts are shown on the first page of the data sheet, in part-number order. Except for the differences already noted in the assertiveness of signal  $E_2$ , and in the output polarity of the data buffers, these parts are all mutually pin-compatible.

You will have an easier time keeping these four parts straight once you notice that the part number for one particular "architecture" of 'S700-series buffer is always the part number of the corresponding high-current buffer, **plus 490**. Since hundreds of 54/74 part numbers have already been assigned, even though not all of the corresponding parts are yet in production, obtaining part numbers with even **this** much method in the madness was not exactly a piece of cake! Anyhow, if you want to easily remember what the part number should be when you replace an 'S240-family buffer with an 'S700-family buffer, you must add 490 to its part number: e.g., 'S241 + 490 = 'S731, and so forth.

Like other Monolithic Memories 20-pin 8-bit interface circuits, the 'S700, 'S730, 'S731, and 'S734 come in the celebrated 300-mil SKINNYDIP™ package. They **also** come in eutectic-seal-flatpack and leadless-chip-carrier packages.



THE '5700, '5730, '5731, AND '5734 COME IN THE CELEBRATED 300-MIL 'SKINNYDIP'\* PACKAGE . . . .


10-7

# A Few Subtleties Regarding 'S700-Family Driver Specifications

If you are used to regular run-of-the-mill TTL data sheets, you should become sensitive to the fact that in several respects the Monolithic Memories 'S700-family data sheet (and, to be fair to a friendly competitor, AMD's Am2965/6 data sheet) represents a substantial departure from this norm.

First, since 'S700-family MOS drivers are obviously intended to mingle freely in the MOS world, they are specified to operate properly with as much as a  $\pm$  10% power-supply-level fluctuation over the entire commercial temperature range, instead of just the usual TTL  $\pm$  5%. The  $\pm$  10% standard is usual for MOS parts, but in the TTL world it is normally met only by selected military-version parts specified over the military temperature range. Thus, the  $\rm V_{CC}$  seen by your commercial 'S700-series parts may fluctuate (even though you hope it won't) from 4.50v to 5.50v instead of only from 4.75v to 5.25v as for most commercial TTL.

Second, as already mentioned, an acceptable output logic High is considered to be V<sub>CC</sub> -1.15v, or 3.85v assuming that your power supply really is under control after all. MOS parts are specified to think they're still seeing a Low up to 0.8v at an input, and to be seeing a High above either 2.4v or 2.7v; in between is, of course, the usual transitional or no-mans-land region. In keeping with the needs of the MOS world, 'S700-family Low-to-High logic propagation delays are measured from when the input crosses the usual TTL threshold somewhere in this no-mans-land (say 1.5v) to when the output crosses 2.7v — not merely to when the output crosses the TTL threshold. Likewise, 'S700-family High-to-Low logic propagation delays are measured from when the input crosses the TTL threshold to when the output crosses 0.8v. (See Figure 9).



"... STOO FAMILY MOS DRIVERS... ARE SPECIFIED TO OPERATE PROPERLY WITH AS MUCH AS A ±10% POWER-SUPPLY-LEVEL FLUCTUATION OVER THE ENTIRE COMMERCIAL TEMPERATURE RANGE, INSTEAD OF THE USUAL TTL ±5%..."




Figure 9. S700-Family Output-Voltage-Level Specification Conventions

Third, **both** minimum and maximum propagation delays are specified (at 25° C and 5v), so that you don't need to worry about any unwanted consequences in your system if your memory-access time for some bit positions turns out to be unexpectedly low relative to that for other bit positions. Worst-case skew between two buffer elements on the same chip is also specified.

Fourth, in keeping with the pledge that these parts can drive highly-capacitative lines, they are **specified** that way — at 500 pf loading, not only at 50 pf loading.

Fifth, unlike 'S240-family buffers, 'S700-family MOS drivers do **not** feature designed-in hysteresis.

# Power-Failure-Proof Operation of Your DRAM Memory

It's generally nice if your computer, of whatever size, doesn't forget everything it was in the midst of doing and remembering if a-c power suddenly goes off. In fact, for large mainframe computers and for high-reliability control computers it may be downright critical. So, increasingly, memory designs include power-failure-protection logic, and DRAM "refresh" circuitry can run on battery-backup power. A typical design implementation is shown in Figure 10.




Figure 10. Battery Backup for Refresh-Address Logic

The refresh operations for the memory array must be uninterrupted during the transitions from a-c power to battery power and back, or else data will be lost; consequently, all of the logic associated with the DRAM refresh operations must be backed up. For economic reasons, other logic may not be backed up; hence, great care must be taken in the design at the DRAM interface, so that transients or oscillations are not introduced into the DRAM input lines by the non-backed-up logic thrashing around as a-c power goes down or comes back up.

Returning to Figure 10, note that it is the **normal** address path which is a potential source of DRAM input glitches, since the refresh-address-path buffer presumably never goes down. Again 'S700-family drivers can come riding to the rescue, since they are guaranteed to maintain glitch-free operation during either power-up or power-down.

# Where to Use Complementary-Enable MOS Drivers

Driving a dynamic-MOS RAM address bus with a multiplexed row/column address can conveniently be done with an 'S700 as shown in Figure 9 of "Pick the Right 8-bit or 16-bit Interface Part for the Job," in section 13 of this databook. This part is an inverting complementary-enable buffer with a series-resistor output structure, which is an ideal combination of characteristics here.

First of all, a TTL inverting buffer normally has one less transistor—and hence one less delay—in its internal data path than does an equivalent noninverting buffer, and hence is faster. And dynamic MOS RAMs really don't care if their addresses come in "true" or "complemented" form as long as that form never changes.

Second, a complementary-enable buffer can easily multiplex two different address sources to the same set of outputs without introducing extra switching delay, or allowing a momentary "bus fight" condition, if the same control signal (here CAS or "Column Address Strobe") is tied directly to both  $\overline{\mathbb{E}}_1$  and  $\mathbb{E}_2$ , and the two 4-bit groups of outputs are tied together.

Like other three-state buffers, these parts operate in a "break-before-make" manner — it is faster to disable an output than to enable an output, by design. (The worst-case data-sheet a-c parameters don't always imply "break-before-make" operation, but the parts themselves **do** operate that way.) So, if two outputs are tied together and exchange control of the bus, they can't "fight," i.e., try simultaneously to drive the bus in opposite directions; at any given instant, one of the two will always be "floating" in the hi-Z state.

The 8 data input lines to **each** 'S700 must, of course, be parceled out with 4 lines coming from the row address and 4 lines coming from the column address.

These same advantages continue to accrue when an 'S700 is used, for example, to select between instruction addresses and data addresses in a minicomputer, or between next-micro-instruction and branch addresses in a microengine, or between input and output addresses in a multiplexed input/output data channel, assuming that in each of these cases the address being produced is to go to the DRAMs without further ado. Notice that the 'S700s here are accomplishing driving (that is, power amplification and impedance matching) and multiplexing simultaneously. You could have used an MSI multiplexer part followed by an 'S730 to accomplish this very same thing, but with more logic delay.

If what you need in your application is a **non-inverting** driver, then everything we've just said above about the 'S700 continues to hold for the 'S731.

#### **The Bottom Line**

The 'S700, 'S730, 'S731, and 'S734, because of their unique output stage with an internal series resistor and balanced-impedance characteristics, can drive highly-capacitive loads of up to perhaps 100 dynamic-MOS RAM inputs. Since undershoot is limited to -0.5v already and so no **external** series limiting resistors are needed, the result is a net **system** speed gain, since Low-to-High and High-to-Low transition times remain symmetric. Otherwise, the logic delay would get degraded, since it must always be taken as the **worse** of these two transition times, and the use of an **external** series resistor greatly lengthens the Low-to-High transition time.

These second-generation MOS drivers also guarantee an output High voltage of V<sub>CC</sub> -1.15v, and provide glitch-free operation during power-up and power-down. All of these features make them especially suitable for driving the address, data, and control lines of arrays of MOS DRAMs.

#### **Credit Where Credit Is Due**

A couple of years ago, many Monolithic Memories customers approached us with the emphatic suggestion that we should produce MOS drivers of this type, backed up by technical arguments which we have attempted herein to distil and present. In particular, the advice and assistance of Tak Watanabe of the Hewlett-Packard Computer Systems Division in Cupertino, California, has been utterly essential in the preparation of this application note.

Also, it was originally at Tak's suggestion that Monolithic Memories decided to produce the 'S700 and 'S731 complementary-enable drivers, as well as the 'S730 and 'S734 assertive-low-enable drivers. Tak's contributions, and those of other sage electronics-industry designers with whom we have spoken, are hereby gratefully acknowledged.

#### References

- Parkinson's Law and Other Studies in Administration, C. Northcote Parkinson, Houghton Mifflin Company, Boston, MA, 1957; also Ballantine Books, N.Y., 1964.
- MECL System Design Handbook, William R. Blood, Jr., Motorola Semiconductor Products Inc., Mesa, AZ, May 1980 (most recent edition); see in particular chapter 7.
- r3. "Characteristics of Microstrip Transmission Lines," H. R. Kaupp, IEEE Transactions on Electronic Computers, April 1967 (Volume EC-16, Number 2); pages 185-193.


# Dynamic RAM Controller/Driver

SN74S408/DP8408 SN74S408-2/DP8408-2 SN74S408-3/DP8408-3

#### Features/Benefits

- All DRAM drive functions on one chip have on-chip high capacitance load drivers (specified up to 88 DRAMs)
- Drives directly all 16K and 64K DRAMS: Capable of Addressing up to 256K words
- Propagation delays of 25nsec typical at 500 Pf load
- Supports READ, WRITE and READ-MODIFY-WRITE cycles
- 6 operating modes support externally controlled access and refresh, automatic access, as well as special memory initialization access
- On-chip 8-bit refresh counter with selectable End-of-Count (127 or 255)
- Direct replacement for National DP8408

MODE	MODE OF OPERATION
0,1,2	Externally controlled refresh
11103	Externally controlled All-RAS write
8781 <sub>4</sub> 0ms	Externally controlled access
5	Auto access, slow tRAH
ven a 6 me	Auto access, fast tRAH
7	Set end of count




74S408 Interface Between System and DRAM Banks

#### **Ordering Information**

PART NUMBER	PACKAGE	TEMPERATURE
SN74S408	N48, D48	COM
SN74S408-2	N48, D48	COM, SPEED OPTION
SN74S408-3	N48, D48	COM, AC OPTION

### **Pin Configuration**



NC = NO CONNECTION



R/C A

RAS DECODER

RASIN

ROW

COLUMN

ADDR. INPUT


8-BIT


REFRESH

COUNTER

BANK SELECT

ADDRESS INPUT LATCH





CONTROL LOGIC

#### Description is a bus inpid at 20 th along betyelds at

pribub fold at EAO W R0-7

ADS -

wol on an one ABAR CO-7 .

The 74S408 is a Multi-Mode Dynamic RAM Controller/Driver capable of driving directly up to 88 DRAMs. 18 address lines allow the 74S408 to drive all 16K and 64K DRAMs and addresses up to 256K words. Since the 74S408 is a one-chip solution (including capacitive-load drivers), it minimizes propagation delay skews and saves in board space.

RASIN

R/C

CASIN

The 74S408's 6 operating modes offer externally controlled or on-chip automatic access and externally controlled refresh. An on-chip refresh counter makes refreshing less complicated; and automatic memory initialization is both simple and fast.

The 74\$408 is a 48-pin DRAM Controller/Driver with 8 multiplexed address outputs and 6 control signals. It consists of two 8-bit address latches, an 8-bit refresh counter,

and control logic. All address output drivers are capable of driving 500pf loads with propagation delays of 25nsec. The 74S408 timing parameters are specified driving the typical load capitance of 88 DRAMs, including trace capitance.

HIGH CAPACITIVE DRIVE

IS A 3kn PULL-UP

RESISTOR ON THESE

OUTPUTS WHEN THEY ARE DISABLED

RAS 3

CAPABILITY OUTPUTS
WHEN ENABLED

\*INDICATES THAT THERE SOME SOME SOME

RIC. Row/Column Select Int TUTTUO

The 74S408 can drive up to 4 banks of DRAMs, with each bank comprised of 16K's, or 64K's. Control signal outputs  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , and  $\overline{\text{WE}}$  are provided with the same driving capability. Each  $\overline{\text{RAS}}$  output drives one bank of DRAMs so that the four  $\overline{\text{RAS}}$  outputs are used to select the banks, while  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$  and the multiplexed addresses can be connected to all the banks of DRAMs. This leaves the nonselected banks in the standby mode (less than one tenth of the operating power) with the data output in three-state. Only the bank with its associated  $\overline{\text{RAS}}$  low will be written to our read from, except in mode 3 where all  $\overline{\text{RAS}}$  signals go low to allow fast memory initialization.

#### **Pin Definitions**

 $V_{CC}$  GND, GND— $V_{CC}=5V\pm5\%$ . The three supply pins have been assigned to the center of the package to reduce voltage drops, both DC and AC. There are also two ground pins to reduce the low level noise. The second ground pin is located two pins from  $V_{CC}$ , so that decoupling capacitors can be inserted directly next to these pins. It is important to adequately decouple this device, due to the high switching currents that will occur when all 9 address bits change in the same direction simultaneously. Recommended solution would be a  $1\mu F$  multilayer ceramic capacitor in parallel with a low-voltage tantalum capacitor, both connected close to pins 36 and 38 to reduce lead inductance.

R0-R7: Row Address Inputs.

C0-C7: Column Address Inputs.

B0, B1: Bank Select Inputs—Strobed by ADS. Decoded to enable one of the RAS outputs when RASIN goes low, in modes 4-6. In mode 7 B0, B1 are used to define End-of-Count (see table 3).

Q0-Q8: Multiplexed Address Outputs—Selected from the Row Address Input Latch, the Column Address Input Latch, or the Refresh Counter.

RASIN: Row Address Strobe Input—Enables selected RAS<sub>n</sub> output when M2 (RFSH) is high (modes 4-6), and all RAS<sub>n</sub> outputs in modes 0, 1, 2 and 3.

R/C: Row/Column Select Input—Selects either the row or column address input latch onto the output bus.

CASIN: Column Address Strobe Input—Inhibits CAS output when high in Modes 4 and 3. In Mode 6 it can be used to prolong CAS output.

ADS: Address (Latch) Strobe Input—Strobes Input Row Address, Column Address, and Bank Select Inputs into respective latches when high; Latches on high-to-low transition.

CS: Chip Select Input—Three-state's the Address Outputs and puts the control signal into a high-impedance logic "1" state when high (unless refreshing in mode 0, 1, 2). Enables all outputs when low.

M0, M1, M2 (RFSH): Mode Control Inputs—These 3 control pins determine the 6 modes of operation of the 74S408 as depicted in Table 1.

RF I/O—The I/O pin functions as a Reset Counter Input when set low from an external open-collector gate, or as a flag output. The flag goes active-low when M2 = 0 (modes 0, 1, 2 or 3) and the End-of-Count output is at 127 or 255 (see Table 3).

WIN: Write Enable Input.

WE: Write Enable Output—Buffered output from WIN.

CAS: Column Address Strobe Output-In Modes 5 and 6,

 $\overline{\text{CAS}}$  transitions low following valid column address. In Modes 3 and 4, it goes low after R/ $\overline{\text{C}}$  goes low, or follows  $\overline{\text{CASIN}}$  going low if R/ $\overline{\text{C}}$  is already low.  $\overline{\text{CAS}}$  is high during refresh

RAS 0-3: Row Address Strobe Outputs—When M2(RFSH) is high (modes 4-7), the selected row address strobe output (decoded from signals B0, B1) follows the RASIN input. When M2 (RFSH) is low (modes 0-3) all RAS<sub>n</sub> outputs go low together following RASIN going low.

	BELECT BY ADS)	ENABLED RAS	
B1	В0		
0	0	RAS <sub>0</sub>	
0	1	RAS <sub>1</sub>	
1	0	RAS <sub>2</sub>	
1	1	RAS <sub>3</sub>	

Table 1. Memory Bank Decode

#### **Input Addressing**

The address block consists of a row-address latch, a column-address latch, and a resettable refresh counter. The address latches are fall-through when ADS is high and latch when ADS goes low. If the address bus contains valid addresses until after the valid address time, ADS can be permanently high. Otherwise ADS must go low while the addresses are still valid.

In normal memory access operation,  $\overline{\text{RASIN}}$  and  $\overline{\text{R/C}}$  are initially high. When the address inputs are enabled into the address latches (modes 4-6) the row addresses appear on the Q outputs. The Address Strobe also inputs the bank-select address, (B0 and B1). If  $\overline{\text{CS}}$  is low, all outputs are enabled. When  $\overline{\text{CS}}$  is transitioned high, the address outputs go three-state and the control outputs first go high through a low impedance, and then are held by an on-chip high impedance. This allows output paralleling with other 74S408s for multiaddressing. All outputs go active about 50ns after the chip is selected again. If  $\overline{\text{CS}}$  is high, and a refresh cycle begins, all the outputs become active until the end of the refresh cycle.

### Drive Capability

The 74S408 has timing parameters that are specified with up to 600pF loads for  $\overline{\text{CAS}}$ , 500pF loads for  $Q_0$ - $Q_7$  and  $\overline{\text{WE}}$ , and 150 pF loads for  $\overline{\text{RAS}}_{\text{II}}$  outputs. In a typical memory system this is equivalent to about 88, 5V-only DRAMs, with trace lengths kept to a minimum. Therefore, the chip can drive four banks each of 16 or 22 bits, or two banks of 32 or 39 bits, or one bank of 64 or 72 bits.

Less loading will slightly reduce the timing parameters, and more loading will increase the timing parameters, according to the graph of Figure 6). The AC performance parameters are specified with the typical load capacitance of 88 DRAMs. This graph can be used to extrapolate the variations expected with other loading.

# 74S408 Driving Any 16K, 64K or 256K DRAMs

The 74S408 can drive any 16K or 64K DRAMs. The on-chip 8-bit counter with selectable End-of-Count can support refresh of 128 or 512 rows while the 8 address and 4  $\overline{\text{RAS}}_{\text{N}}$  output can address 4 banks of 16K or 64K DRAMS.

# Read, Write, and Read-Modify-Write Cycles

The output signal,  $\overline{WE}$ , determines what type of memory access cycle the memory will perform. If  $\overline{WE}$  is kept high while  $\overline{CAS}$  goes low, a read cycle occurs. If  $\overline{WE}$  goes low before  $\overline{CAS}$  goes low, a write cycle occurs and DATA at DI (DRAM input data) is written into the DRAM as  $\overline{CAS}$  goes low. If  $\overline{WE}$  goes low later than tCWD after  $\overline{CAS}$  goes low, first a read occurs and DO (DRAM output data) becomes valid; then data DI is written into the same address in the DRAM when  $\overline{WE}$  goes low. In this read-modify-write case, DI and DO can

not be linked together. The type of cycle is therefore controlled by  $\overline{WE}$ , which follows  $\overline{WIN}$ .

#### Power-Up Initialize

When  $V_{CC}$  is first applied to the 74S408, an internal pulse clears the refresh counter, the internal control flip-flops, and sets the End-of-Count of the refresh counter to 127 (which may be changed via Mode 7). As  $V_{CC}$  increases to about 2.3 volts, it holds the output control signals at a level of one Schottky diode-drop below  $V_{CC}$ , and the output address to three-state. As  $V_{CC}$  increases above 2.3 volts, control of these outputs is granted to the system.

#### 74S408 Functional Mode Description

The 74S408 operates in 6 different functional modes. The operating mode is selected by signals  $M_0$ ,  $M_1$ ,  $M_2$ . Selecting  $M_2$ ,  $M_1$ ,  $M_0$  = 0,0,0 or 0,0,1 or 0,1,0 will result at the same operating mode designated as mode 0,1,2 (see Table 2).

MODE	(RFSH) M2	M1	MO	MODE OF OPERATION	CONDITIONS
0,1,2	0	0	0	Externally controlled refresh	RF I/O = EOC
0 1	0		2000		
3	0	1	1	Externally controlled All-RAS write	AII-RAS active
4	1	0	0	Externally controlled access	Active RAS defined by Table 2
5	1	0	111	Auto access, slow tRAH	Active RAS defined by Table 2
6	1	1	0	Auto access, fast tRAH	Active RAS defined by Table 2
7	1	1	1	Set end of count	See Table 3 for Mode 7

Table 2. 74S408 Mode Select Options

# 74S408 Functional Mode attacks bottom at the Descriptions and the World Mode attacks and the Descriptions are supplied to the Secription at the Description and the Description at the D

# Modes 0, 1, 2—Externally in a Union of Controlled Refresh

In this mode, the input address latches are disabled from the address outputs and the refresh counter is enabled onto  $R_{\rm o}$ - $R_{\rm p}$  outputs, all  $\overline{\rm RAS}$  outputs are enabled following  $\overline{\rm RASIN}$ , and  $\overline{\rm CAS}$  is inhibited. This refreshes the same row in all four banks. The refresh counter increments when either  $\overline{\rm RASIN}$  or  $M_2(\overline{\rm RFSH})$  goes low-to-high while the other is low. RF I/O goes low when the count is 127 or 255 with  $\overline{\rm RASIN}$  and  $\overline{\rm RFSH}$  as set by End-of-Count (see Table 3), low. To reset the counter to all zeroes, RF I/O is set low through an external open-collector driver.

During refresh,  $\overline{RASIN}$  and  $M_2(\overline{RFSH})$  can transition low simultaneously because the refresh counter becomes valid on the output but  $t_{RFLCT}$ . This means the counter address is valid on the Q outputs before  $\overline{RAS}$  occurs on all  $\overline{RAS}$  outputs

puts, strobing the counter address into that row of all the DRAMS (see Figure 2). To perform externally controlled burst refresh  $M_2(\overline{RFSH})$  initially can again have the same edge as  $\overline{RASIN}$ , but then can maintain a low state, since  $\overline{RASIN}$  going low-to-high increments the counter (performing the burst refresh).

# Mode 3—Externally Controlled All-RAS Write

This mode is useful at system initialization. The memory address is provided by the processor, which also perform the incrementing. All four RAS outputs follow RASIN (supplied by the processor), strobing the row address into the DRAMs. R/C can now go low, while CASIN may be used to control CAS (as in the Externally Controlled Access mode), so that CAS strobes the column address contents into the DRAMs. At this time WE should be low, causing the data to be written into all four banks of DRAMs. At the end of the write cycle, the input address is incremented and latched by the 74S408 for the next write cycle.




Figure 2. External Control Refresh Cycle (Modes 0, 1, 2)

#### **Mode 4—Externally Controlled Access**

This mode facilitates externally controlling all accesstiming parameters associated with the DRAMs. The application of modes 0 and 4 are shown in Figure 3.

#### **Output Address Selection**

Refer to Figure 4a. With M2 (RFSH) and R/C high, the row address latch contents are transferred to the multiplexed address bus output Q0-Q7, provided  $\overline{CS}$  is set low. The column address latch contents are output after R/ $\overline{C}$  goes low. RASIN can go low after the row addresses have been set up on Q0-Q7. This selects one of the RAS outputs, strobing the row address on the Q outputs into the desired bank of memory. After the row-address hold-time of the DRAMs, R/ $\overline{C}$  can go low so that about 40 ns later column addresses appear on the Q outputs.

#### **Automatic CAS Generation**

In a normal memory access cycle CAS can be derived from

inputs  $\overline{\text{CASIN}}$  or R/C. If  $\overline{\text{CASIN}}$  is high, then R/ $\overline{\text{C}}$  going low switches the address output drivers from rows to columns.  $\overline{\text{CASIN}}$  then going low causes  $\overline{\text{CAS}}$  to go low approximately 40 ns later, allowing  $\overline{\text{CAS}}$  to occur at a predictable time (see Figure 4b). For maximum system speed,  $\overline{\text{CASIN}}$  can be kept low, since  $\overline{\text{CAS}}$  will automatically occur approximately 20 ns after the column addresses are valid, or about 60 ns after R/ $\overline{\text{C}}$  goes low (see Figure 4a). Most DRAMs have a column address set-up time before  $\overline{\text{CAS}}$  ( $t_{\text{ASC}}$ ) of 0 ns or - 10 ns. In other words, a  $t_{\text{ASC}}$  greater than 0 ns is safe. This feature reduces timing-skew problems, thereby improving access time of the system.

#### **Fast Memory Access**

For faster access time, R/ $\overline{C}$  can go low a time delay ( $t_{RPDL} + t_{RAH} - t_{RHA}$ ) after RASIN goes low, where  $t_{RAH}$  is the Row-Address hold-time of the DRAM.






Figure 3. Typical Application of 74S408 Using Externally Controlled Access and Refresh in Modes 0 and 4



\*INDICATES DYNAMIC RAM PARAMETERS

Figure 4a. Read Cycle Timing (Mode 4)



\*INDICATES DYNAMIC RAM PARAMETERS

Figure 4b. Write Cycle Timing (Mode 4)

#### Mode 5-Automatic Access

In the Auto Access mode all outputs except WE are initiated from RASIN, Inputs R/C and CASIN are unnecessary and the output control signals are derived internally from one input signal (RASIN) minimizing timing-skew problems, thereby reducing memory access time substantially and allowing use of slower DRAMs. The bellanimested of sent 2A91

#### **Automatic Access Control**

The major disadvantage of DRAMs compared to static RAMs is the complex timing involved. First, a RAS must occur with the row address previously set up on the multiplexed address bus. After the row address has been held for tpau, (the Row-Address hold-time of the DRAM), the column address is set up and then CAS occurs. This is all performed automatically by the 74S408 in this mode.

Provided the input address is valid as ADS goes low, RASIN can go low any time after ADS. This is because the selected RAS occurs typically 27 ns later, by which time the row address is already valid on the address output of the 74S408. The Address Set-Up time (tASR), is 0 ns on most DRAMs. The 74S408 in this mode (with ADS and RASIN edges simultaneously applied) produces a minimum t<sub>ASR</sub> of 0 ns. This is true provided the input address was valid tasa before ADS went low (see Figure 5a).

Next, the row address is disabled after  $t_{RAH}$  (30 ns minimum); in most DRAMs, t<sub>RAH</sub> minimum is less than 30 ns. The column address is then set up and tasc later, CAS occurs. The only other control input required is WIN. When a write cycle is required, WIN must go low at least 30 ns before CAS Is output low.




Figure 5a. Modes 5, 6 Timing (CASIN High in Mode 6)

10-17

This gives a total typical delay from: input address valid to RASIN (15 ns); to RAS (27 ns); to rows held (50 ns); to columns valid (25 ns); to  $\overline{\text{CAS}}$  (23 ns) = 140 ns (that is, 125 ns from RASIN). All of these typical figures are for heavy capacitive loading, of approximately 88 DRAMs. This mode is therefore extremely fast. The external timing is greatly simplified for the memory system designer: the only system signal required is  $\overline{\text{RASIN}}$ .

#### **Mode 6—Fast Automatic Access**

The Fast Access mode is similar to Mode 5, but has a faster  $t_{\rm RAH}$  of 20 ns, minimum. It therefore can only be used with fast 16k or 64k DRAMs (which have a  $t_{\rm RAH}$  of 10 ns to 15 ns)

in applications requiring fast access times; RASIN to CAS is typically 105 ns.

In this mode, the R/ $\overline{C}$  pin is not used, but  $\overline{CASIN}$  is used to allow an extended  $\overline{CAS}$  after  $\overline{RAS}$  has already terminated. Refer to Figure 5b. This is desirable with fast cycle-times where  $\overline{RAS}$  has to be terminated as soon as possible before the next  $\overline{RAS}$  begins (to meet the precharge time, or  $t_{RP}$ , requirements of the DRAM).  $\overline{CAS}$  may then be held low by  $\overline{CASIN}$  to extend the data output valid time from the DRAM to allow the system to read the data.  $\overline{CASIN}$  subsequently going high ends  $\overline{CAS}$ . If this extended  $\overline{CAS}$  is not required,  $\overline{CASIN}$  should be set high in Mode 6.





Figure 5b. Mode 6 Timing, Extended CAS

#### Mode 7—Set End-of-Count

The End-of-Count can be externally selected in Mode 7, using ADS to strobe in the respective value of B1 and B0 (see Table 3). With B1 and B0 the same EOC is 127; with B1 = 0

and B0 = 1, EOC is 255; and with B1 = 1 and B0 = 0, EOC is 127. This selected value of EOC will be used until the next Mode 7 selection. At power-up the EOC is automatically set to 127 (B1 and B0 set to 11).

		BANK SE (STROBED			END OF CO		
		B1		B0	SELECTE		
KAM TYP MIN OYP MAX MIN TYP MAX		127	79-21-21-919				
	5.25	0	4.75	1	255		
	- 70	1	0	0	127	910	
		1	15	guros 4a,411,5a,5b	127	80A of 98	LASA



### SN74S408/-2 Specifications:

#### **Absolute Maximum Ratings (Note 1)**

Supply Voltage V <sub>CC</sub> – 0.5V to 7.0V
Storage Temperature Range
Input Voltage
Output Current
Lead Temperature (Soldering, 10 seconds)

Note 1: Absolute Maximum Ratings" are the values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of operating conditions provides conditions for actual device operation.

#### **Operating Conditions**

SYMBOL	PARAMETER	FIGURE	'S408	'S408-2	UNIT
0.11.202	727	0	MIN TYP MAX	MIN TYP MAX	
Vcc	Supply voltage		4.75 5.25	4.25 5.25	V
TA	Ambient temperature	0	0 +70	0 +70	°C
tASA	Address setup time to ADS	Figures 4a,4b,5a,5b	15	15	ns
tAHA	Address hold time from ADS	Figures 4a,4b,5a,5b	15	15	ns
tADS	Address strobe pulse width	Figures 4a,4b,5a,5b	30	30	ns
tRHA	Row address held from column select	Figure 4a	10	10	ns
trasinl,H	Pulse width of RASIN during refresh	Figure 2	50	50	ns
tRST	counter reset pulse width	Figure 2	70	70	ns

#### Electrical Characteristics: V<sub>CC</sub> = 5.0V ± 5.0%, 0°C≤T<sub>A</sub>≤70°C Typicals are for V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C

SYMBOL	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VC	Input clamp voltage	VCC	= MIN, I <sub>C</sub> $=$ $-$ 12mA		- 0.8	- 1.2	V
I <sub>IH1</sub>	Input high current for ADS. R/C only.	VIN	= 2.5V		2.0	100	μΑ
I <sub>IH2</sub>	Input high current for other inputs, except RF I/O	VIN	= 2.5V		1.0	50	μΑ
I <sub>I</sub> RSI	Output load current for RF I/O	VIN	= 0.5V, output high		- 1.5	- 2.5	mA
I <sub>I</sub> CTL	Output load current for RAS, CAS, WE	VIN	= 0.5V, chip deselect		- 1.5	- 2.5	mA
I <sub>IL1</sub>	Input low current for ADS. R/C only	VIN	= 0.5V		- 0.1	- 1.0	mA
I <sub>IL2</sub>	Input low current for other inputs, except RF I/O	VIN	= 0.5V		-0.05	- 0.5	mA
VIL**	Input low threshold	au wel		Same		0.8	V
VIH**	Input high threshold			2.0	V		
VOL1	Output low voltage, except RF I/O	IOL	= 20mA		0.3	0.5	V
VOL2	Output low voltage for RF I/O	IOL	= 10mA		0.3	0.5	V
VOH1	Output high voltage, except RF I/O	Vон	= -1mA	2.4	3.5		V
VOH2	Output high voltage for RF I/O	ЮН	$= -100 \mu A$	2.4	3.5		V
I <sub>1D</sub>	Output high drive current except RF I/O	Vout	= 0.8V (Note 3)		- 200		mA
IOD	Output low drive current, except RF I/O	Vout	= 2.7V (Note 3)		200		mA
loz	THREE-STATE output current (address outputs)		V <sub>OUT</sub> ≤2.7V, 2.0V, Mode 4	- 50	1.0	50	μΑ
ICC	Supply current	VCC	= MAX		210	285	mA
CIN	Input capacitance ADS, R/C	TA	= 25 °C		8		pF
CIN	Input capacitance all other inputs	TA	= 25°C		5		pF

**Switching Characteristics:**  $V_{CC} = 5.0V \pm 5.0\%$ ,  $0^{\circ}C$  T<sub>A</sub>  $70^{\circ}C$  See Figure 7 for test load (switches S1 and S2 are closed unless otherwise specified) typicals are for  $V_{CC} = 5V$ , T<sub>A</sub> =  $25^{\circ}C$ .

SYMBOL	ACCESS PARAMETER	TEST CONDITIONS	MIN	'S408 TYP	MAX	MIN	'S408-2 TYP	MAX	UNIT
tRICL	RASIN to CAS output delay (Mode 5)	Figure 5a	95	125	160	75	100	130	ns
tRICL	RASIN to CAS output delay (Mode 6)	Figures 5a,5b	80	105	140	65	90	115	ns
tRICH	RASIN to CAS output delay (Mode 5)	Figure 5a	40	48	60	40	48	60	ns
tRICH	RASIN to CAS output delay (Mode 6)	Figures 5a,5b	50	63	80	50	63	80	ns
tRCDL	RAS to CAS output delay (Mode 5)	Figure 5a	ness w	98	125	ino na	75	100	ns
tRCDL	RAS to CAS output delay (Mode 6)	Figures 5a,5b		78	105		65	85	ns
tRCDH	RAS to CAS output delay (Mode 5)	Figure 5a	ont Sal	27	40	bs of r	27	40	ns
tRCDH	RAS to CAS output delay (Mode 6)	Figure 5a		40	65		40	65	ns
tCCDH	CASIN to CAS output delay (Mode 6)	Figure 5b	40	54	70	40	54	70	ns
tRCV	RASIN to column address valid (Mode 5)	Figure 5a		90	120	rit	30	105	ns
tRCV	RASIN to column address valid (Mode 6)	Figure 5a	hid S.	75	105	les of a	70	90	ns
tRPDL	RASIN to RAS delay	Figures 4a,4b,5a,5b	20	27	35	20	27	35	ns
tRPDH	RASIN to RAS delay	Figures 4a,4b,5a,5b	15	23	32	15	23	32	ns
tAPDL	Address input to output low delay	Figures 4a,4b,5a,5b		25	40	rh	25	40	ns
tAPDH	Address input to output high delay	Figures 4a,4b,5a,5b		25	40		25	40	ns
tSPDL	Address strobe to address output low	Figure 4b,4a	gill av	40	60	30 OJ 1	40	60	ns
tSPDH	Address strobe to address output high	Fibure 4b,4a		40	60		40	60	ns
tWPDL	WIN to WE output delay	Figure 4b	15	25	30	15	25	30	ns
twpph	WIN to WE output delay	Figure 4b	15	30	60	15	30	60	ns
tCPDL	CASIN to CAS delay (RiC) low in Mode 4)	Figure 4b	32	41	58	32	41	58	ns
tCPDH	CASIN to CAS delay	Figure 4b	25	39	50	25	39	50	ns
tRCC	Column select to column address valid	Figure 4a	salles i	40	58	ta nofala:	40	58	ns
tRCR	Row select to row address valid	Figure 4a,4b	25 01	40	58	p1 V0.8	40	58	ns
tCTL	RF I/O low to counter outputs all low	Figure 2	eus Sinio e		100	20.000	Hapara	100	ns
†RFPDL	RASIN to RAS delay during refresh	Figure 2	35	50	70	35	50	70	ns
tRFPDH	RASIN to RAS delay during refresh	Figure 2	30	40	55	30	40	55	ns
<sup>t</sup> RFLCT	RFSH low to counter address valid	CS = X, Figure 2		47	60		47	60	ns
trehrv	RFSH high to row address valid	Figure 2		45	60		45	60	ns
tROHNC	RAS high to new count valid	Figure 2		30	55	18	30	55	ns
tRLEOC	RASIN low to end-of-count low	C <sub>L</sub> = 50pF, Figure 2	ST PO		80			80	ns
<sup>t</sup> RHEOC	RASIN high to end-of-count high	C <sub>L</sub> = 50pF, Figure 2			80			80	ns
tRAHI	Row address hold time (Mode 5)	Figure 5a	30		9	20			ns
tRAH	Row address hold time (Mode 6)	Figures 5a,5b	20		283	12			ns
tASC	Column address setup time (Mode 5)	Figure 5a	8			3			ns
tASC	Column address setup time (Mode 6)	Figures 5a,5b	6			3			ns
tRHA	Row address held from column select	Figure 4a	10			10			ns
tCRS	Casin setup time to Rasin high (Mode 6)	Figure 5b	35	- Olivius	2001 73	35			ns

#### **Switching Characteristics: (Cont.)**

SYMBOL	ACCESS PARAMETER	TEST CONDITIONS	'S408 MIN TYP MAX	MIN TYP MAX	UNIT
TIME XAME	THREE-STATE PARAMETER	TEST COND	ESE PARAMETER	3OL ACC	SYM
tzH 081	CS low to address output high from HI—Z	Figure 8 R1 = 3.5k, R2 = 1.5K	35 60	35 60	ns
tHZ	CS high to address output Hi-Z from high	C <sub>L</sub> = 15p, Figure 8 R2 = 1k, S1 open	20 40	20 40	ns
T <sub>ZL</sub> 001	CS low to address output low from Hi-Z	Figure 8 R1 = 3.5k, R2 = 1.5k	35 60	35 60	ns
tLZ	CS high to address output Hi-Z from low	C <sub>L</sub> = 15pF, Figure 8 R1 = 1k, S2 open	25 b 50	25 50	ns
THZH	CS low to control output high from Hi-Z high	Figure 8 R2 = $750 \Omega$ , S1 open	50 80	50 80	ns
tHHZ	CS high to control output Hi-Z high from high	C <sub>L</sub> = 15pF, Figure 8, R2 = 750Ω, S1 open	40 75	45 75	ns
tHZL SE	CS low to control output low from Hi-Z high*	Figure 8, S1, S2 open	45 75	45 75	ns
t <sub>LHZ</sub>	CS high to control output Hi-Z high from low*	$C_L = 15pF$ , Figure 8, $R2 = 750\Omega$ , S1 open	50 80	50 80	ms

<sup>\*</sup>Internally the device contains a 3K resistor in series with a Schottky Diode to VCC.


Note 1: Output load capacitance is typical for 4 banks of 22 DRAMs or 88 DRAMs including trace capacitance. These values are: Q0-Q8,  $\overline{\text{WE}}$  C<sub>L</sub> = 500 pF;  $\overline{\text{RAS}}$  C<sub>L</sub> = 150 pF;  $\overline{\text{CAS}}$  C<sub>L</sub> = 600pF unless otherwise noted.

Note 2: All typical values are for  $T_A = 25^{\circ}$  and  $V_C = 5.0V$ .

Note 3: This test is provided as a monitor of Driver output source and sink current capability. Caution should be exercised in testing this parameter. In testing these parameters a 15Ω resistor should be placed in series with each output under test. One output should be tested at a time and test time should not exceed 1 second.

Note 4: Input pulse 0V to 3.0V,  $t_R = t_F = 2.5$  ns, f = 2.5 MHz,  $t_{PW} = 200$  ns. Input reference point on AC measurements is 1.5V. Output reference points are 2.7V for High and 0.8V for Low.

Note 5: The load capacitance on RF I/O should not exceed 50 pF



### **SN74S408-3 Specifications:**

#### Absolute Maximum Ratings (Note 1)

Supply Voltage VCC	– 0.5V to 7.0V
Storage Temperature Range	65°C to + 150°C
Input Voltage	– 1.5V to 5.5V
Output Current	150 mA
Lead Temperature (Soldering, 10 seconds)	300°C

Note 1: Absolute Maximum Ratings" are the values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of operating conditions provides conditions for actual device operation.

### **Operating Conditions**

SYMBOL	PARAMETER	FIGURE	'S408-3 MIN TYP MAX	UNIT
VCC	Supply voltage	(# (Mode 5)	4.75 5.25	-Von
T <sub>A</sub>	Ambient temperature	ut delay (Mode 6)	0 0 2 0 0 2 4 70	°C
tasa 😘	Address setup time to ADS	Figures 4a,4b,5a,5b	15 AD OF VIEAD	ns
t <sub>AHA</sub>	Address hold time from ADS	Figures 4a,4b,5a,5b	15 (00 o) MEAR	ns
tads	Address strobe pulse width	Figures 4a,4b,5a,5b	30 to or MEAR	ns
tRHA 1	Row address held from column select	Figure 4a	10 AA of MEAR	ns
tRASINL,H	Pulse width of RASIN during refresh	Figure 2	50 да приван	ns
tRST	counter reset pulse width	Figure 2	70 ugni sembbA	ns

#### Electrical Characteristics: V<sub>CC</sub> = 5.0V ± 5.0%, 0°C < T<sub>A</sub> < 70°C Typicals are for V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
VC	Input clamp voltage	VCC = MIN, IC = -12mA	CASIN	-0.8 -1.2	V
liH1 s	Input high current for ADS. R/C only.	VIN = 2.5V valeo 2A0 ci	CASIN	2.0 100	μА
I <sub>I</sub> H2	Input high current for other inputs, except RF !/O	VIN = 2.5V	Colum	1.0 50	μΑ
I <sub>I</sub> RSI	Output load current for RF I/O	VIN = 0.5V, output high	Row s	- 1.5 - 2.5	mA
I <sub>I</sub> CTL	Output load current for RAS, CAS, WE	·VIN = 0.5V, chip deselect	DVI FIR	- 1.5 - 2.5	mA
IIL1 a	Input low current for ADS. R/C only	VIN = 0.5V (10 VALSE) 3AG (1)	NASIN	-0.1 -1.0	mA
IIL2	Input low current for other inputs, except RF I/O	V <sub>IN</sub> = 0.5V	RASII	-0.05 -0.5	mA
VIL**	Input low threshold	low to counter address valid.	RESH	0.8	V
VIH**	Input high threshold	high to row address valid	2.0	Valuabi	
VOL1	Output low voltage, except RF I/O	IOL = 20mA	RAS I	0.3 0.5	V
VOL2	Output low voltage for RF I/O	IOL = 10mA	RASIA	0.3 0.5	V
VOH1	Output high voltage, except RF I/O	VOH = -1mA	2.4	3.5	V
VOH2	Output high voltage for RF I/O	$IOH = -100\mu A$	2.4	3.5	V
I <sub>1D</sub>	Output high drive current except RF I/O	VOUT = 0.8V (Note 3)	a woR	- 200	mA
IOD	Output low drive current, except RF I/O	VOUT = 2.7V (Note 3)	Colum	200	mA
loz	THREE-STATE output current (address outputs)	0.4V≤V <sub>OUT</sub> ≤2.7V, CS = 2.0V, Mode 4	- 50	1.0 50	μΑ
ICC -	Supply current	VCC = MAX	nisa?)	210 285	mA
CIN	Input capacitance ADS, R/C	T <sub>A</sub> = 25°C		8	pF
CIN	Input capacitance all other inputs	T <sub>A</sub> = 25°C		5	pF

**Switching Characteristics:**  $V_{CC} = 5.0V \pm 5.0\%$ , 0°C T<sub>A</sub> 70°C See Figure 7 for test load (switches S1 and S2 are closed unless otherwise specified) typicals are for  $V_{CC} = 5V$ ,  $T_{A} = 25$ °C.

SYMBOL	ACCESS PARAMETER	TEST CONDITIONS	MIN	'S408-3 TYP	MAX	UNI
tRICL	RASIN to CAS output delay (Mode 5)	Figure 5a	95	125	185	ns
tRICL	RASIN to CAS output delay (Mode 6)	Figures 5a,5b	80	105	160	ns
tRICH	RASIN to CAS output delay (Mode 5)	Figure 5a	40	48	70	ns
tRICH	RASIN to CAS output delay (Mode 6)	Figures 5a,5b	50	63	95	ns
tRCDL	RAS to CAS output delay (Mode 5)	Figure 5a		98	145	ns
tRCDL	RAS to CAS output delay (Mode 6)	Figures 5a,5b		78	120	ns
tRCDH	RAS to CAS output delay (Mode 5)	Figure 5a	pallov	27	40	ns
tRCDH	RAS to CAS output delay (Mode 6)	Figure 5a	met I	40	65	ns
tCCDH	CASIN to CAS output delay (Mode 6)	Figure 5b A of smill of	40	54	80	ns
tRCV	RASIN to column address valid (Mode 5)	Figure 5a	piori s	90	140	ns
tRCV	RASIN to column address valid (Mode 6)	Figure 5a	to la s	75	120	ns
tRPDL	RASIN to RAS delay	Figures 4a,4b,5a,5b	20	27	40	ns
tRPDH	RASIN to RAS delay	Figures 4a,4b,5a,5b	15	23	37	ns
tAPDL	Address input to output low delay	Figures 4a,4b,5a,5b	16291 T	25	46	ns
tAPDH	Address input to output high delay	Figures 4a,4b,5a,5b		25	46	ns
tSPDL	Address strobe to address output low	Figure 4b,4a		40	70	ns
tSPDH	Address strobe to address output high	Figure 4b,4a	reoir	40	70	ns
tWPDL	WIN to WE output delay	Figure 4b	15	25	35	ns
tWPDH	WIN to WE output delay	Figure 4b	15	30	70	ns
tCPDL	CASIN to CAS delay (RiC) low in Mode 4)	Figure 4b	32	41	67	ns
tCPDH	CASIN to CAS delay	Figure 4b	25	39	60	ns
tRCC	Column select to column address valid	Figure 4a	for on	40	67	ns
tRCR	Row select to row address valid	Figure 4a,4b	tot in	40	67	ns
tCTL	RF I/O low to counter outputs all low	Figure 2	tel to	emua b	100	ns
tRFPDL	RASIN to RAS delay during refresh	Figure 2	35	50	80	ns
tRFPDH	RASIN to RAS delay during refresh	Figure 2	30	40	65	ns
tRFLCT	RFSH low to counter address valid	CS = X, Figure 2	[6]	47	70	ns
<sup>t</sup> RFHRV	RFSH high to row address valid	Figure 2	ble	45	70	ns
<b>tROHNC</b>	RAS high to new count valid	Figure 2	exce	30	55	ns
TRLEOC	RASIN low to end-of-count low	C <sub>L</sub> = 50pF, Figure 2	H tot e	80	ns	ns
<sup>t</sup> RHEOC	RASIN high to end-of-count high	C <sub>L</sub> = 50pF, Figure 2	ge, exc	siloy di	80	ns
t <sub>RAHI</sub>	Row address hold time (Mode 5)	Figure 5a	30	shov n	tout his	ns
t <sub>RAH</sub>	Row address hold time (Mode 6)	Figures 5a,5b	20	h drive	jirl fuql	ns
tASC 003	Column address setup time (Mode 5)	Figure 5a	8	avirb w	ret bigt	ns
tASC	Column address setup time (Mode 6)	Figures 5a,5b	6	uc HTA	Te.339	ns
<sup>t</sup> RHA	Row address held from column select	Figure 4a	10	(e)uqtus)	dress o	ns
tCRS	Casin setup time to Rasin high (Mode 6)	Figure 5b	35	Insh	oply cu	ns

**Switching Characteristics:**  $V_{CC} = 5.0V \pm 5.0\%$ , 0°C T<sub>A</sub> 70°C See Figure 7 for test load (switches S1 and S2 are closed unless otherwise specified) typicals are for  $V_{CC} = 5V$ ,  $T_{A} = 25$ °C.

SYMBOL	ACCESS PARAMETER	TEST CONDITIONS	'S408-3 MIN TYP MAX	UNIT
	THREE-STATE PARAMETER		1 02 20	
<sup>t</sup> ZH	CS low to address output high from HI—Z	Figure 8 R1 = 3.5k, R2 = 1.5K	35 60	ns
tHZ	CS high to address output Hi-Z from high	C <sub>L</sub> = 15p, Figure 8 R2 = 1k, S1 open	20 40	ns
T <sub>ZL</sub>	S low to address output low from Hi-Z	Figure 8 R1 = 3.5k, R2 = 1.5k	35 50	ns
tLZ	CS high to address output Hi-Z from low	$C_L = 15pF$ , Figure 8, R1 = 1k, S2 open	25 50	ns
THZH	CS low to control output high from Hi-Z high	Figure 8 R2 = $750 \Omega$ , S1 open	50 80	ns
<sup>†</sup> HHZ	CS high to control output Hi-Z high from high	$C_L = 15pF,$ Figure 8, $R2 = 750\Omega$ , S1 open	40 75	ns
<sup>t</sup> HZL	CS low to control output low from Hi-Z high*	Figure 8, S1, S2 open	45 75	ns
<sup>†</sup> LHZ	CS high to control output Hi-Z high from low*	$C_L = 15pF,$ Figure 8, $R2 = 750\Omega,$ S1 open	50 80	ns

<sup>\*</sup>Internally the device contains a 3K resistor in series with a Schottky Diode to V<sub>CC</sub>.

Note 1: Output load capacitance is typical for 4 banks of 22 DRAMs or 88 DRAMs including trace capacitance. These values are: Q0-Q8,  $\overline{\text{WE}}$  C<sub>L</sub> = 500 pF;  $\overline{\text{RAS}}$  C<sub>L</sub> = 150 pF;  $\overline{\text{CAS}}$  C<sub>L</sub> = 600pF unless otherwise noted.


Note 2: All typical values are for  $T_A = 25^{\circ}$  and  $V_C = 5.0V$ .

Note 3: This test is provided as a monitor of Driver output source and sink current capability. Caution should be exercised in testing this parameter. In testing these parameters a 15Ω resistor should be placed in series with each output under test. One output should be tested at a time and test time should not exceed 1 second.

Note 4: Input pulse 0V to 3.0V,  $t_R = t_F = 2.5$  ns, f = 2.5 MHz,  $t_{PW} = 200$  ns. Input reference point on AC measurements is 1.5V. Output reference points are 2.7V for High and 0.8V for Low.

Note 5: The load capacitance on RF I/O should not exceed 50 pF.

#### **Die Configuration**



# Multi-Mode Dynamic RAM Controller/Driver


SN74S409/DP8409 SN74S409-2/DP8409-2 SN74S409-3/DP8409-3

#### Features/Benefits

- All DRAM drive functions on one chip have on-chip high capacitance load drivers (specified up to 88 DRAMs)
- Drives directly all 16K, 64K, and 256K DRAMs; capable of addressing up to 1M words
- Propagation delays of 25nsec typical at 500 pF load
- Supports READ, WRITE and READ-MODIFY-WRITE cycles
- 8 modes of operation support externally controlled and automatic access and refresh, as well as special memory initialization access
- On-chip 9-bit refresh counter with selectable End-of-Count (127, 255, or 511)
- Direct replacement for National DP8409

#### **Operating Modes**

0	Externally controlled fresh
1	Auto refresh – forced
2	Automatic burst refresh
За	All-RAS auto write
3b	Externally controlled All-RAS write
4	Externally controlled access
5	Auto access, slow tRAH, hidden refresh
6	Auto access, fast tRAH
7	Set end of count




Interface Between System and DRAM Banks

Parts of this data sheet are reprinted courtesy of National Semiconductor

#### **Ordering Information**

PART NUMBER	PACKAGE	TEMPERATURE
SN74S409	N48, D48	COM
SN74S409-2	N48, D48	COM, SPEED OPTION
SN74S409-3	N48, D48	COM, AC OPTION

#### **Pin Configuration**



10

Monolithic MMI Memories




Figure 1. 74S409 Functional Block Diagram

#### **Description**

The 74S409 is a Multi-Mode Dynamic RAM Controller/Driver capable of directly driving up to 88 DRAMs. 20 address lines to the 74S409 allow it to address up to 1M words and it can drive 16K, 64K and 256K DRAMs. Since the 74S409 is a one-chip solution (including capacitive-load drivers), it minimizes propagation delay skews and saves in board space.

The 74S409's 8 operating modes offer externally controlled or on-chip automatic access and refresh. An on-chip refresh counter makes refreshing (either externally or automatically controlled) less complicated; and automatic memory initialization is both simple and fast.

The 74S409 is a 48-pin DRAM Controller/Driver with 9 multiplexed address outputs and 6 control signals. It consists of two 9-bit address latches, a 9-bit refresh counter, and control logic. The 74S409 timing parameters are specified driving the typical load capitance of 88 DRAMs, including trace capacitance.

The 74S409 can drive up to 4 banks of DRAMs, with each bank comprised of 16K's, 64K's, or 256K's. Control signal outputs  $\overline{CAS}$  and  $\overline{WE}$  are provided with the same driving capability. Each  $\overline{RAS}$  output drives one bank of DRAMs so that the four  $\overline{RAS}$  outputs are used to select the banks, while  $\overline{CAS}$ ,  $\overline{WE}$  and the multiplexed addresses can be connected to all the banks of DRAMs. This leaves the nonselected banks in the standby mode (less than one tenth of the operating power) with the respective data outputs in three-state. Only the bank with its associated  $\overline{RAS}$  low will be written to or read from, except in mode 3 where all  $\overline{RAS}$  signals go low to allow fast memory initialization.

#### **Pin Definitions**

 $V_{CC}$  GND, GND- $V_{CC}$  = 5V ± 5%. The three supply pins have been assigned to the center of the package to reduce voltage drops, both DC and AC. There are also two ground pins to reduce the low level noise. The second ground pin is located two pins from  $V_{CC}$ , so that decoupling capacitors can be inserted directly next to these pins. It is important to adequately decouple this device, due to the high switching currents that will occur when all 9 address bits change in the same direction simultaneously. A recommended solution would be a  $1\mu F$  multilayer ceramic capacitor in parallel with a low-voltage tantalum capacitor, both connected close to pins 36 and 38 to reduce lead inductance.

R0-R8: Row Address Inputs.

C0-C8: Column Address Inputs.

B0, B1: Bank Select Inputs – Strobed by ADS. Decoded to enable one of the  $\overline{RAS}$  outputs when  $\overline{RASIN}$  goes low, in modes 4-6. In mode 7 B0, B1 are used to define End-of-Count (see table 3), and select mode 3a or 3b.

Q0-Q8: Multiplexed Address Outputs — Selected from the Row Address Input Latch, the Column Address Input Latch, or the Refresh Counter.

RASIN: Row Address Strobe Input — Enables selected RASn output when M2 (RFSH) is high (modes 4-6), and all RASn outputs in modes 0 and 3. RASIN input is disabled in modes 1 and 2

R/C (RFCK)—In Auto-Refresh Mode this pin is the external Refresh Clock Input: one refresh cycle has to be performed each clock period. In all other modes it is Row/Column Select Input, selecting either the row or column address input latch onto the output bus.

CASIN (RGCK) — In modes 1, 2 and 3a, this pin is the RAS Generator Clock input. In all other modes it is CASIN (Column Address Strobe Input), which inhibits CAS output when high in Modes 3b and 4. In Mode 6 it can be used to prolong CAS output.

ADS: Address (Latch) Strobe Input—Strobes Input Row Address, Column Address, and Bank Select Inputs into respective latches when high; Latches on high-to-low transition.

CS: Chip Select Input—three-state's the Address Outputs and puts the control signal into a high-impedance logic "1" state when high (unless refreshing in one of the Refresh Modes). Enables all outputs when low.

M0, M1, M2 (RFSH): Mode Control Inputs — These 3 control pins determine the 8 major modes of operation of the 74S409 as depicted in Table 2.

RF I/O (RFRQ) — The I/O pin functions as a Reset Counter Input when set low from an external open-collector gate, or as a flag output. The flag goes active-low in Modes 0. 2 and

	SELECT D BY ADS)	ENABLED RAS <sub>n</sub>
B1 0 10	B0 00a	o 600pF leads for CAS and W
0	0	RAS <sub>0</sub>
0	1	RAS <sub>0</sub> RAS <sub>1</sub>
and 01 to St	0	RAS <sub>2</sub>
1	1	RAS3 And ano

Table 1. Memory Bank Decode

3a when the End-of-Count output is at 127, 255, or 511 (see Table 3). In Auto-Refresh Mode (mode 5) it is the Refresh Request (RFRQ) output.

WIN: Write Enable Input.

WE: Write Enable Output - Buffered output from WIN.

CAS: Column Address Strobe Output — In Modes 3a, 5, and 6, CAS transitions low following valid column address. In Modes 3b and 4, it goes low after R/C goes low, or follows CASIN going low if R/C is already low. CAS is high during refresh.

RAS 0-3: Row Address Strobe Outputs — When M2(RFSH) is high (modes 4-6), the selected row address strobe output (decoded from signals B0, B1) follows the RASIN input. When M2 (RFSH) is low (modes 0-3) all RAS<sub>n</sub> outputs go low together following RASIN going low in modes 0 and 3 and automatically in modes 1 and 2.

#### **Input Addressing**

The address block consists of a row-address latch, a columnaddress latch, and a resettable refresh counter.

The address latches are fall-through when ADS is high and latch when ADS goes low. If the address bus contains valid address until after the valid address time, ADS can be permanently high. Otherwise ADS must go low while the address is still valid

In normal memory access operation,  $\overline{RASIN}$  and  $R/\overline{C}$  are initially high. When the address inputs are enabled into the address latches (modes 3-6) the row addresses appear on the Q outputs. The Address Strobe also inputs the bank-select address, (B0 and B1). If  $\overline{CS}$  is low, all outputs are enabled. When  $\overline{CS}$  goes high, the address outputs go three-state and the control outputs first go high through a low impedance, and then are held by an on-chip high impedance. This allows output paralleling with other 74S409s for multi-addressing. All outputs go active about 50ns after the chip is selected again. If  $\overline{CS}$  is high, and a refresh cycle begins, all the outputs become active until the end of the refresh cycle.

#### **Drive Capability**

The 74S409 has timing parameters that are specified with up to 600pF loads for  $\overline{CAS}$  and  $\overline{WE}$ , 500pF loads for  $\overline{Q_0}$ - $Q_0$ , and 150pF loads for  $\overline{RAS}_n$  outputs. In a typical memory system this is equivalent to about 88, 5V-only DRAMs, with trace lengths kept to a minimum. Therefore, the chip can drive four banks each of 16 or 22 bits, or two banks of 32 or 39 bits, or one bank of 64 or 72 bits.

Less loading will slightly reduce the timing parameters, and more loading will increase the timing parameters, according to the graph of Figure 14. The AC performance parameters are specified with the typical load capacitance of 88 DRAMs. This graph can be used to extrapolate the variations expected with other loading.

## 74S409 Driving Any 16K, 64K or 256K DRAMs

The 74S409 can drive any 16K, 64K, or 256K DRAMs. The on-chip 9-bit counter with selectable End-of-Count can support refresh of 128, 256 and 512 rows while the 9 address and 4  $\overline{\text{RAS}}_{\text{n}}$  outputs can address 4 banks of 16K, 64K, or 256K DRAMs.

## Read, Write, and Read-Modify-Write Cycles

The output signal, WE, determines what type of memory access cycle the memory will perform. If WE is kept high while CAS goes low, a read cycle occurs. If WE goes low

before  $\overline{\text{CAS}}$  goes low, a write cycle occurs and data at DI (DRAM input data) is written into the DRAM as  $\overline{\text{CAS}}$  goes low. If  $\overline{\text{WE}}$  goes low later than tcwD after  $\overline{\text{CAS}}$  goes low, first a read occurs and DO (DRAM output data) becomes valid; then data DI is written into the same address in the DRAM when  $\overline{\text{WE}}$  goes low. In this read-modify-write case, DI and DO cannot be linked together. The type of cycle is therefore controlled by  $\overline{\text{WE}}$ , which follows  $\overline{\text{WIN}}$ .

#### Power-Up Initialize

When  $V_{CC}$  is first applied to the 74S409, an internal pulse clears the refresh counter, the internal control flip-flops, and sets the End-of-Count of the refresh counter to 127 (which may be changed via Mode 7). As  $V_{CC}$  increases to about 2.3 volts, it holds the output control signals at a level of one Schottky diode-drop below  $V_{CC}$ , and the output address to three-state. As  $V_{CC}$  increases above 2.3 volts, control of these outputs is granted to the system.

#### 74S409 Functional Modes Description

The 74S409 operates in 8 different functional modes selected by signals M<sub>0</sub>,M<sub>1</sub>,M<sub>2</sub>. Mode 3 splits further to modes 3a and 3b determined by signals B<sub>0</sub>,B<sub>1</sub> in mode 7.

Mode 0 and mode 1 are generally used as Refresh modes for mode 4 and mode 5 respectively, and therefore will be described as mode-pairs 0,4 and 1,5.

Mode 6 is a fast access made for very fast DRAMs and mode 7 is used only to determine choice of mode 3a or 3b and for setting End-of-Count for the refresh modes.

MODE	(RFSH) M2	M1	МО	MODE OF OPERATION	CONDITIONS
0	0,	0	0	Externally controlled refresh	RFI/O = EOC
1	0	0	1	Auto refresh – forced	$RFI/O = Refresh request(\overline{RFRQ})$
ag 2 ms	EDA Omilia	en1bbs	0 9	Automatic burst refresh	$RFI/O = \overline{EOC}$
3a*	go lo Owhite	Sutns	DA 12hw	All-RAS auto write	RF I/O = $\overline{EOC}$ ; all $\overline{RAS}$ active
3b*	0	1	1	Externally controlled All-RAS write	All-RAS active
4	ח, ואון סוויו לון	0	0	Externally controlled access	Active RAS defined by Table 2
5	account he w	0	1	Auto access, slow t <sub>RAH</sub> , hidden refresh	Active RAS defined by Table 2
100 611	atuoni bata e	der12 a	e-0-A	Auto access, fast t <sub>RAH</sub>	Active RAS defined by Table 2
7011	dis supi ei i	01	8 pris	Set end of count; determines mode 3a or 3b	See Table 3 for Mode 7

<sup>\*</sup>Mode 3a is selected by setting B<sub>0</sub>,B<sub>1</sub> to 01, 00, or 10 in mode 7.

\*Mode 3b is selected by setting B<sub>1</sub>,B<sub>0</sub> to 11 in mode 7.

table 2. 74S409 Mode Select Options and a property and Out and the CRAFF Out and

## Mode 0 — Externally Controlled Refresh Mode 4 — Externally Controlled Access

Modes 0 and 4 facilitate external control of all timing parameters associated with the DRAMs. These modes are independent modes of operation though generally used together in the same application as shown in Figure 2.

#### Mode 0 - Externally Controlled Refresh

In this mode the input address latches are disabled from the address outputs and the refresh counter is enabled. All RAS outputs go low following RASIN and refresh the enabled row in all four banks. CASIN and R/C inputs are not used and CAS is inhibited. The refresh counter increments when either RASIN or M2 (RFSH) switch high while the other is still low.

RF I/O goes low when the count equals End-of-Count (as set in mode 7), when RASIN is low. The 9-bit counter will always roll-over to zero at 512, regardless of End-of-Count. However, the counter can be reset at any time by driving RF I/O low through an external open-collector.

During refresh, RASIN and M2 (RFSH) can transition low simultaneously because the refresh counter becomes valid on the output bus tRFLCT after RFSH goes low, which is a shorter time than tRFPDL. This means the counter address is valid on the Q outputs before RAS occurs on all RAS outputs, strobing the counter address into that row of all the DRAMs (see Figure 2.). To perform externally controlled burst refresh, RFSH initially can again have the same edge as RASIN, but then maintains a low state, since RASIN going low-to-high increments the counter (performing the burst refresh).





Figure 2. Typical Application of 74S409 Using Externally Controlled Access and Refresh in Modes 0 and 4




## Mode 4 – Externally Controlled Access

This mode facilitates externally controlling all access-timing parameters associated with the DRAMs. Figures 4 and 5 show the timing for read and write cycles.

#### **Output Address Selection**

In this mode  $\overline{CS}$  has to be low at least 50 nsec before the outputs will be valid. With  $R/\overline{C}$  high, the row address latch

contents are transfered to the multiplexed address bus output Q0-Q8.  $\overline{\text{RASIN}}$  can go low after the row addresses have been set up on Q0-Q8 and enables one  $\overline{\text{RAS}}$  output selected by signals B0, B1 to strobe the Q outputs into the desired bank of memory. After the row-address hold-time of the DRAMs,  $R/\overline{C}$  can go low so that about 40 nsec later, the column address appears on the Q output.



\*INDICATES DYNAMIC RAM PARAMETERS

ain Lefts at an O nant referring of At a atmost refigure 4. Read Cycle Timing (Mode 4) and 240 elam age




Figure 5. Write Cycle Timing (Mode 4)

#### **Automatic CAS Generation**

In a normal memory access cycle  $\overline{CAS}$  can be derived from inputs  $\overline{CASIN}$  or  $R/\overline{C}$ . If  $\overline{CASIN}$  is high, then  $R/\overline{C}$  going low switches the address output drivers from rows to columns.  $\overline{CASIN}$  then going low causes  $\overline{CAS}$  to go low approximately 40 ns later, allowing  $\overline{CAS}$  to occur at a predictable time (see Figure 5). For maximum system speed,  $\overline{CASIN}$  can be kept low, since  $\overline{CAS}$  will automatically occur approximately 60 ns after  $R/\overline{C}$  goes low (see Figure 4). Most DRAMs have a column address set-up time before  $\overline{CAS}$  (tasc) of 0 ns or

—10 ns. In other words, a tASC greater than 0 ns is safe. This feature reduces timing-skew problems, thereby improving access time of the system.

#### **Fast Memory Access**

For faster access time,  $R/\overline{C}$  can go low a time delay ( $t_{RPDL} + t_{RAH} - t_{RHA}$ ) after  $\overline{RASIN}$  goes low, where  $t_{RAH}$  is the Row-Address hold-time of the DRAM.

#### Mode 1 — Automatic Forced Refresh Mode 5 — Automatic Access with Hidden Refresh

Mode 1 and Mode 5 are generally used together incorporating the advantages of the "hidden refresh" performed in mode 5 with the possibility to force a refresh, by changing to mode 1. An advantage of the Automatic Access over the Externally Controlled Access is the reduced memory access time due to the fact that the output control signals are derived internally from one input signal (RASIN).

#### **Hidden and Forced Refresh**

Hidden Refresh is a term describing memory refresh performed when the system does not access the portion of memory controlled by the 74S409 ( $\overline{\text{CS}}$  = 1). A hidden refresh will occur once per Refresh Clock (RFCK) cycle provided  $\overline{\text{CS}}$  went high and  $\overline{\text{RASIN}}$  went low. If no hidden refresh occurred while RFCK was high, the RF I/O ( $\overline{\text{RFRQ}}$ ) goes low immediately after RFCK goes low indicating to the system then a forced refresh is required. The system must allow a forced refresh to take place while RFCK is low by driving M2 ( $\overline{\text{RFSH}}$ ) low thereby changing mode of operation to mode 1.

The Refresh Request on RF I/O (RFRQ) is terminated as soon as RAS goes low, indicating to the system that the foced refresh has been done. The system should then drive M2 (RFSH) high changing mode of operation back to 5 (see Figure 6).

#### Mode 1 - Automatic Forced Refresh

In Mode 1, the R/ $\overline{C}$  (RFCK) pin functions as RFCK (refresh cycle clock) instead of R/ $\overline{C}$ , and  $\overline{CAS}$  remains high. If RFCK is kept permanently high, then whenever M2 ( $\overline{RFSH}$ ) goes

low, an externally controlled refresh will occur and all  $\overline{\text{RAS}}$  outputs will follow  $\overline{\text{RASIN}}$ , strobing the refresh counter contents to the DRAMs. The RF I/O pin will always output high, but can be set low externally through an open-collector driver to reset the refresh counter.

If RFCK is an input clock, one and only one refresh cycle must take place every RFCK cycle. If a hidden refresh does not occur while RFCK is high, in Mode 5, then RF I/O (Refresh Request) goes low immediately after RFCK goes low, indicating to the system that a forced refresh is required. The system must allow a forced refresh to take place while RFCK is low The Refresh Request signal on RF I/O may be connected to a Hold or Bus Request input to the system. The system acknowledges the Hold or Bus Request when ready, and outputs Hold Acknowledge or Bus Request Acknowledge. If this is connected to the M2 (RFSH) pin, a forced-refresh cycle will be initiated by the S409, and RAS will be internally generated on all four RAS outputs, strobing the refresh counter contents on the address ouputs into all the DRAMs An external RAS Generator Clock (RGCK) is required for this function. It is fed to the CASIN (RGCK) pin. and may be up to 10 MHz. Whenever M2 goes low (inducing a forced refresh), RAS remains high for one to two periods of RGCK, depending on when M2 goes low relative to the highto-low triggering edge of RGCK; RAS then goes low for two periods, performing a refresh on all banks. In order to obtain the minimum delay from M2 going low to RAS going low, M2 should go low tRESRG before the next falling edge of RGCK. The Refresh Request on RF I/O is terminated as RAS begins, so that by the time the system has acknowledged the removal of the request and disabled its Acknowledge, (i.e., M2 goes high), Refresh RAS will have ended, and normal operations can begin again in the Automatic Access mode (Mode 5). If it is desired that Refresh RAS end in less than 2 periods of RGCK from the time RAS went low, then M2 may go high earlier than tFRQH after RF I/O goes high and RAS will go high tRERH after M2.

## Mode 5 – Automatic Access with Hidden Refresh

In this mode all address outputs, RAS and CAS are initiated from RASIN making the DRAM access appear similar to static RAM access. The hidden refresh feature enables DRAM refresh accomplished with no time-loss to the system.

Provided the input address is valid as ADS goes low, RASIN can go low any time after ADS. This is because the selected RAS occurs typically 27 ns later, by which time the row address is already valid on the address output of the 74S409. The Address Set-Up time (tASR), is 0 ns on most DRAMs. The 74S409 in this mode (with ADS and RASIN edges simultaneously applied) produces a minimum tASR of 0 ns. This is true provided the input address was valid tASR before ADS went low (see Figure 7).

Next, the row address is disabled  $t_{RAH}$  after  $\overline{RAS}$  goes low (30 ns minimum); in most DRAMs,  $t_{RAH}$  minimum is less than 30 ns. The column address is then set up and  $t_{ASC}$  later,  $\overline{CAS}$  occurs. The only other control input required is  $\overline{WIN}$ . When a write cycle is required,  $\overline{WIN}$  must go low at least 30 ns before  $\overline{CAS}$  is output low.

This gives a total typical delay from: input address valid to RASIN (15 ns); to RAS (27 ns); to rows held (50 ns); to columns valid (25 ns); to CAS (23 ns) = 140 ns (that is, 125 ns from RASIN). All of these typical figures are for heavy capacitive loading, of approximately 88 DRAMs.

#### Refreshing

In this mode R/C (RFCK) functions as Refresh Clock and CASIN (RGCK) functions as RAS Generator Clock.

One refresh cycle must occur during each refresh clock period and then the refresh address must be incremented to the next refresh cycle. As long as 128 rows are refreshed every 2 ms (one row every 16  $\mu$ s), all 16k and 64k DRAMs will be correctly refreshed. The cycle time of RFCK must, therefore, be less than 16  $\mu$ s. RFCK going high sets an internal refresh-request flip-flop. First the 74S409 will attempt to perform a hidden refresh so that the system thruput will

74S409 goes high and RASIN occurs, a hidden refresh will occur. In this case, RASIN should be considered a common read/write strobe. In other words, if the processor is accessing elsewhere (other than the DRAMs) while RFCK is high, the 74S409 will perform a refresh. The refresh counter is enabled to the address outputs whenever  $\overline{\text{CS}}$  goes high with RFCK high, and all  $\overline{\text{RAS}}$  outputs follow  $\overline{\text{RASIN}}$ . If a hidden refresh is taking place as RFCK goes low, the refresh continues. At the start of the hidden refresh, the refresh-request flip-flop is reset so no further refresh can occur until the next RFCK period starts with the positive-going edge of RFCK (see Figure 6).  $\overline{\text{RASIN}}$  should go low at least 20 ns before RFCK goes low to ensure occurrence of the hidden refresh.

To determine the probability of a Hidden Refresh occurring, assume each system cycle takes 400 ns and RFCK is high for  $8\mu s$ , then the system has 20 chances to not select the 74S409. If during this time a hidden refresh did not occur, then the 74S409 forces a refresh while RFCK is low, but the system chooses when the refresh takes place. After RFCK goes low, (and the internal-request flip-flop has not been reset), RF I/O goes low indicating that a refresh is requested to the system. Only when the system acknowledges this request by setting M2 (RFSH) low does the 74S409 initiate a forced refresh (which is performed automatically). Refer to Mode 1, and Figure 6. The internal refresh request flip-flop is then reset.

Figure 6 illustrates the refresh alternatives in Mode 5. If a hidden refresh has occurred and CS again goes high before RFCK goes low, the chip is deselected. All the control signals go high-impedance high (logic "1") and the address outputs go three-state until CS again goes low. This mode (combined with Mode 1) allows very fast access, and automatic refreshing (possibly not even slowing down the system), with no extra ICs. Careful system design can, and should, provide a higher probability of hidden refresh occurring. The duty cycle of RFCK need not be 50-percent; in fact, the low-time should be designed to be a minimum. This is determined by the worst-case time (required by the system) to respond to the 74S409's forced-refresh request.





Figure 6. Hidden Refreshing (Mode 5) and Forced Refreshing (Mode 1) Timing



#### Mode 2 - Automatic Burst Refresh


This mode is normally used before and/or after a DMA operation to ensure that all rows remain refreshed, provided the DMA transfer takes less than 2 ms (see Figure 8). When the 74S409 enters this mode,  $\overline{\text{CASIN}}$  (RGCK) becomes the  $\overline{\text{RAS}}$  Generator Clock (RGCK), and  $\overline{\text{RASIN}}$  is disabled.  $\overline{\text{CAS}}$  remains high, and RF I/O goes low when the refresh counter has reached the selected End-of-Count and the last  $\overline{\text{RAS}}$  has ended. RF I/O then remains low until the Auto-Burst Refresh mode is terminated. RF I/O can therefore be used as an interrupt to indicate the End-of-Burst condition.

The signal on all four  $\overline{RAS}$  outputs is just a divide-by-four of RGCK; in other words, if RGCK has a 100 ns period,  $\overline{RAS}$  is high and low for 200 ns each cycle. The refresh counter increments at the end of each  $\overline{RAS}$ , starting from the count it contained when the mode was entered. If this was zero, then for a RGCK with a 100 ns period with End-of Count set to 127, RF I/O will go low after 128 x  $0.4\mu s$ , or  $51.2\mu s$ . During this time, the system may be performing operations that do not involve DRAM. If all rows need to be burst refreshed, the refresh counter may be cleared by setting RF I/O low externally before the burst begins.

Burst-mode refreshing is also useful when powering down systems for long periods of time, but with data retention still required while the DRAMs are in standby. To maintain valid refreshing, power can be applied to the 74S409 (set to Mode 2), causing it to perform a complete burst refresh. When end-of-burst occurs (after 26  $\mu s$ ) power can then be removed from the 74S409 for 2 ms, consuming an average power of 1.3% of normal operating power. No control signal glitches occur when switching power to the 74S409.

#### Mode 3a - All-RAS Automatic Write

Mode 3a is useful at system initialization, when the memory is being cleared (i.e., with all-zeroes in the data field and the corresponding check bits for error detection and correction). This requires writing the same data to each location of memory (every row of each column of each bank). All  $\overline{\text{RAS}}$  outputs are activated, as in refresh, and so are  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$ . To write to all four banks simultaneously, every row is strobed in each column, in sequence, until data has been written to all locations. The refresh counter is used to address the rows and  $\overline{\text{RAS}}$  is low for two RGCK cycles and high for two cycles.




745/169 Extra Circuity Required for Alf-RAS Auto Write Mode, Mode 3s


Figure 8. Auto-Burst Mode, Mode 2

To select this mode, B1 and B0 must have previously been set to 00, 01, or 10 in Mode 7, depending on the DRAM size. For example, for 16K DRAMs, B1 and B0 are 00. For 64K DRAMs, B1 and B0 are 01.

In this mode, R/C is disabled, WE is permanently enabled low, and CASIN (RGCK) becomes RGCK. RF I/O goes low whenever the refresh counter is 127, 255, or 511 (as set by End-of-Count in Mode 7), and the RAS outputs are active.



74S409 Extra Circuitry Required for All-RAS Auto Write Mode, Mode 3a



10-40

## Mode 3b — Externally Controlled All-RAS Write

To select this mode, B1 and B0 must first have been set to 11 in Mode 7. This mode is useful at system initialization, but under processor control. The memory address is provided by the processor, which also performs the incrementing. All four RAS outputs follow RASIN (supplied by the processor), strobing the row address into the DRAMs. R/C can now go low, while CASIN may be used to control CAS (as in the Externally Controlled Access mode), so that CAS strobes the column address contents into the DRAMs. At this time WE should be low, causing the data to be written into all four banks of DRAMs. At the end of the write cycle, the input address is incremented and latched by the 74S409 for the next write cycle. This method is slower than Mode 3a since the processor must perform the incrementing and accessing. Thus the processor is occupied during RAM initialization, and is not free for other initialization operations. However, initialization sequence timing is under system control, which may provide some system advantage.

## Mode 4 – Externally Controlled Access

Mode 4 is described in with mode 0 in section "Mode 0 and Mode 4."

## Mode 5 – Automatic Access with Hidden Refresh

See description of mode 0 and mode 5.

#### Mode 6 - Fast Automatic Access

The Fast Automatic Access mode can only be used with fast DRAMs which have transfer of 10 nsec-15nsec. The typical RASIN to CAS delay is 105nsec. In this mode CAS can be extended after RAS goes high to extend the data output valid time. This feature is useful in applications with short cycle where RAS has to be terminated as soon as possible to meet the precharge (transfer of the DRAM.

Mode 6 timing is illustrated in figures 10 and 11. Provided the input address is valid as ADS goes low,  $\overline{RASIN}$  can go low any time after ADS. This is because the selected  $\overline{RAS}$  occurs typically 27 ns later, by which time the row address is already valid on the address output of the 74S409. The Address

Set-Up time (t<sub>ASR</sub>), is 0 ns on most DRAMs. The 74S409 in this mode (with ADS and RASIN edges simultaneously applied) produces a minimum t<sub>ASR</sub> of 0 ns. This is true provided the input address was valid t<sub>ASA</sub> before ADS went low (see Figure 10).

Next, the row address is disabled  $t_{RAH}$  after  $\overline{RAS}$  goes low (20 ns minimum); the column address is then set up and  $t_{ASC}$  later,  $\overline{CAS}$  occurs. The only other control input required is  $\overline{WIN}$ . When a write cycle is required,  $\overline{WIN}$  must go low at least 30 ns before  $\overline{CAS}$  is output low.

This gives a total typical delay from: input address valid to RASIN (15 ns); to RAS (27 ns); to rows held (50 ns); to columns valid (25 ns); to CAS (23 ns) = 140 ns (that is, 125 ns from RASIN). All of these typical figures are for heavy capacitive loading, of approximately 88 DRAMs.

This mode is therefore extremely fast. The external timing is greatly simplified for the memory system designer: the only system signal required is RASIN.

In this mode, the R/C (RFCK) pin is not used, but CASIN (RGCK) is used as CASIN to allow an extended CAS after RAS has already terminated. Refer to Figure 11.

#### Mode 7 - Set End-of-Count (3a, 3b select)

The End-of-Count can be externally selected in Mode 7, using ADS to strobe in the respective value of B1 and B0 (see Table 3). With B1 and B0 the same  $\overline{EOC}$  is 127; with B1 = 0 and B0 = 1,  $\overline{EOC}$  is 255; and with B1 = 1 and B0 = 0,  $\overline{EOC}$  is 511. This selected value of  $\overline{EOC}$  will be used until the next Mode 7 selection. At power-up the  $\overline{EOC}$  is automatically set to 127 (B1 and B0 set to 11).

When  $B_1,B_2$  are set to 11 in mode 7, mode 3b will be selected if mode 3 is selected ( $M_2$ ,  $M_1$ ,  $M_0=0$ , 1, 1). If  $B_1,B_2$  is set to 00, 01 or 10 then mode 3a will be selected.

(S


BANK SELECT TROBED BY ADS) B1 B0		END OF COUNT
		SELECTED
0	0	127
0	1	255

511

127

Table 3. Mode 7

0



extended after RAS goes filgh to extend (high RIZAS) gnimit 6 boom .01 enging Figure 10. Mode 6 timing is useful in applications of the DRAM.

BIT SIDE SELECTED

BIT




Figure 11. Mode 6 Timing, Extended CAS

#### SN74S409/-2 Specifications:

#### **Absolute Maximum Ratings** (Note 1)

Absolute maximum ratinge (note i)	
Supply Voltage VCC	0.5V to 7.0V
Storage Temperature Range	65°C to +150°C
Input Voltage	
Output Current	
Lead Temperature (Soldering, 10 seconds)	300°C

<sup>\*</sup>Note 1. "Absolute Maximum Ratings" are the values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Operating Conditions" provides conditions for actual device operation.

#### **Operating Conditions**

SYMBOL	PARAMETER	FIGURE		S409 TYP	MAX	MIN	S409-	2 MAX	UNIT
VCC	Supply voltage		4.75		5.25	4.75		5.25	V.
TA	Ambient temperature		0		+70	0		+70	°C
tASA	Address setup time to ADS	Figures 4, 5, 7, 10, 11	15			15			ns
<sup>t</sup> AHA	Address hold time from ADS	Figures 4, 5, 7, 10, 11	15			15	2711	gruo	ns
tADS	Address strobe pulse width	Figures 4, 5, 7, 10, 11	30			30			ns
trasinl,H	Pulse width of RASIN during refresh	Figure 3	50	4	all,	50			ns
trst	Counter reset pulse width	Figure 3	70			70			ns
treckl.H	Minimum pulse width of RFCK	Figure 6	100			100			ns
T	Period of RAS generator clock	Figure 6	100			100	nes .		ns
†RGCKL	Minimum pulse width low of RGCK	Figure 6	35		200	35			ns
†RGCKH	Minimum pulse width high of RGCK	Figure 6	35			35			ns
tCSRL	CS low to access RASIN low	See Mode 5 description	10			10			ns
treskg	RFSH low set-up to RGCK low (Mode 1)	See Mode 1 description	35			35	0		ns
tRQHRF	RFSH hold time from RFRQ (RF I/O)	Figure 6	2T			2T			ns

#### **Electrical Characteristics:** $V_{CC} = 5.0V \pm 5.0\%$ , $0^{\circ}C \le T_{A} \le 70^{\circ}C$ Typicals are for $V_{CC} = 5V$ , $T_{A} = 25^{\circ}C$ .

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VC	Input clamp voltage	$V_{CC} = MIN, I_C = -12mA$		-0.8	-1.2	V
IIH1	Input high current for ADS, R/C only	V <sub>IN</sub> = 2.5V		2.0	100	μΑ
I <sub>I</sub> H2	Input high current for other inputs, except RF I/O	V <sub>IN</sub> = 2.5V		1.0	50	μΑ
I <sub>I</sub> RSI	Output load current for RF I/O	V <sub>IN</sub> = 0.5V, output high		-1.5	-2.5	mAV
IJCTL	Output load current for RAS, CAS, WE	V <sub>IN</sub> = 0.5V, chip deselct		-1.5	-2.5	mA
IL1	Input low current for ADS, R/C only	V <sub>IN</sub> = 0.5V	POWER	-0.1	-1.0	mA
I <sub>I</sub> L <sub>2</sub>	Input low current for other inputs, except RF I/O	V <sub>IN</sub> = 0.5V		-0.05	-0.5	mA
VIL**	Input low threshold			Tar.	0.8	V
VIH**	Input high threshold	d bloom .tr engire	2.0		90.	V
VOL1	Output low voltage, except RF I/O	IOL = 20mA		0.3	0.5	V
VOL2	Output low voltage for RF I/O	IOL = 10mA		0.3	0.5	V
VOH1	Output high voltage, except RF I/O	VOH = -1mA	2.4	3.5		V
VOH2	Output high voltage for RF I/O	$I_{OH} = -100\mu A$	2.4	3.5		V
I <sub>1D</sub>	Output high drive current, except RF I/O	V <sub>OUT</sub> = 0.8V (Note 3)		-200		mA
IOD	Output low drive current, except RF I/O	V <sub>OUT</sub> = 2.7V (Note 3)		200		mA
loz	THREE-STATE output current (address outputs)	0.4V ≤ V <sub>OUT</sub> ≤ 2.7V, CS = 2.0V, Mode 4	-50	1.0	50	μΑ
Icc	Supply current	V <sub>CC</sub> = MAX		250	325	mA
CIN	Input capacitance ADS, R/C	T <sub>A</sub> = 25°C		8		pF
CIN	Input capacitance all other inputs	T <sub>A</sub> = 25°C		5		pF

<sup>\*\*</sup>These are absolute voltage with respect to pins 13 or 38 on the device and includes all overshoots due to system or tester noise. Do not attempt to test these values without suitable equipment.

**Switching Characteristics:**  $V_{CC} = 5.0V \pm 5.0\%$ ,  $0^{\circ}C \le T_{A} \le 70^{\circ}C$  See Figure 12 for test load (switches S1 and S2 are closed unless otherwise specified) typicals are for  $V_{CC} = 5V$ ,  $T_{A} = 25^{\circ}C$ .

SYMBOL	ACCESS PARAMETER	FIGURE		'S409		'S409-2			UNIT
STIVIBUL	ACCESS PANAMETER	FIGURE	MIN	TYP	MAX	MIN	TYP	MAX	OIALL
t <sub>RHA</sub>	Row address held from column select	Figure 4	10	risin to	rifico do	10	d seems to		ns
tRICL	RASIN to CAS output delay (Mode 5)	Figures 7, 10	95	125	160	75	100	130	ns
†RICL	RASIN to CAS output delay (Mode 6)	Figures 7, 10, 11	80	105	140	65	90	115	ns
†RICH	RASIN to CAS output delay (Mode 5)	Figures 7, 10	40	48	60	40	48	60	ns
tRICH	RASIN to CAS output delay (Mode 6)	Figures 7, 10, 11	50	63	80	50	63	80	ns
†RCDL 0	RAS to CAS output delay (Mode 5)	Figures 7, 10		98	125		75	100	ns
tRCDL	RAS to CAS output delay (Mode 6)	Figures 7, 10, 11	Wall Hills	78	105	DOE O	65	85	ns
tRCDH 08	RAS to CAS output delay (Mode 5)	Figures 7, 10	.8A:	27	40	innoo	27	40	ns
tRCDH	RAS to CAS output delay (Mode 6)	Figures 7, 10		40	65	uðiu (s	40	65	ns
tCCDH	CASIN to CAS output delay Mode 6)	Figure 11	40	54	70	40	54	70	ns
tRCV	RASIN to column address valid (Mode 5)	Figures 7, 10	50	90	120		80	105	ns
tRCV	RASIN to column address valid (Mode 6)	Figures 7, 10, 11	1970	75	105	wol (F	70	90	ns
trepl of	RASIN to RAS delay	Figures 4, 5, 7, 10, 11	20	27	35	20	27	35	ns
tRPDH	RASIN to RAS delay	Figures 4, 5, 7, 10, 11	15	23	32	15	23	32	ns
†APDL	Address input to output low delay	Figures 4, 5, 7, 10, 11	all s file	25	40	ME s en	25	40	ns
tAPDH	Address input to output low delay	Figures 4, 5, 7, 10, 11		25	40		25	40	ns
tSPDL	Address strobe to address output low	Figures 4, 5	FS 10 22 1	40	60	EL BORB	40	60	ns
tSPDH	Address strobe to address output high	Figures 4, 5	therwise	40	60	ASOL	40	60	ns
twppl	WIN to WE output delay	Figure 5	15	25	30	15	25	30	ns
twppH	WIN to WE output delay	Figure 5	15	30	60	15	30	60	ns
tCRS	CASIN setup time to RASIN high (Mode 6)	Figure 11	35	Til Basal.	NSXE SE	35	nomes	ability (	ns
tCPDL	CASIN to CAS delay (R/C low in Mode 4)	Figure 5	32	41	58	32	41	58	ns
tCPDH	CASIN to CAS delay	Figure 5	25	39	50	25	39	50	ns
tRCC	Column select to column address valid	Figure 4	Partie C.	40	58	= pJ W	40	58	ns
tRCR	Row select to row address valid	Figures 4, 5		40	58	WoJa	40	58	ns
t <sub>RAH</sub>	Row address hold time (Mode 5)	Figures 7, 10	30			20			ns
tRAH	Row address hold time (Mode 6)	Figures 7, 10, 11	20	4	VC.	12			ns
tASC	Column address setup time (Mode 5)	Figures 7, 10	8	115		3			ns
tASC	Column address setup time (Mode 6)	Figures 7, 10, 11	6	3		3			ns

SYMBOL	REFRESH PARAMETER	TEST CONDITIONS	MIN	'S409 TYP	MAX	MIN	'S409-	2 MAX	UNIT
tFRQL	RFCK low to forced RFRQ low	C <sub>L</sub> = 50 pF, Figure 6	T 0	20	30	p/	20	30	ns
tFRQH	RGCK low to force RFRQ high	C <sub>L</sub> = 50pF, Figure 6		50	75	11	50	75	ns
tRGRL	RGCK low to RAS low	Figure 6	50	65	95	50	65	95	ns
tRGRH	RGCK low to RAS high	Figure 6	40	60	85	40	60	85	ns
<sup>t</sup> RFRH	RFSH high to RAS high (encoding forced RFSH)	See Mode 1 description	55	80	110	55	80	110	ns
tCSCT	CS high to RFSH counter valid	Figure 6		55	70		55	70	ns
tCTL	RF I/O low to counter outputs all low	Figure 3			100			100	ns
tRFPDL	RASIN to RAS delay during refresh	Figures 3, 6	35	50	70	35	50	70	ns
trepph trepph	RASIN to RAS delay during refresh	Figures 3, 6	30	40	55	30	40	. 55	ns
†RFLCT	RFSH low to counter address valid	$\overline{CS} = X$ , Figures 3, 6, 8	District	47	60	al bru	47	60	ns
†RFHRV	RFSH high to row address valid	Figures 3, 6		45	60		45	60	ns
†ROHNC	RAS high to new count valid	Figures 3, 8	-	30	55		30	55	ns
†RLEOC	RASIN low to end-of-count low	C <sub>L</sub> = 50pF, Figure 3			80		1/6 8	80	ns
†RHEOC	RASIN high to end-of-count high	C <sub>L</sub> = 50pF, Figure 3			80		Skill b	80	ns
tRGEOB	RGCK low to end-of-burst low	C <sub>L</sub> = 50pF, Figure 8		111 4	95		SHIM	95	ns
tMCEOB	Mode change to end-of-burst high	C <sub>L</sub> = 50pF, Figure 8			75	7		75	ns

#### Switching Characteristics: (Cont'd)

SYMBOL	ACCESS PARAMETER	TEST CONDITIONS	MIN	'S409 TYP	MAX	MIN	'S409-2	MAX	UNIT
XAT	THREE-STATE PARAMETER	BRUDH	REI	BMAR	SS PAI	ACCE		T LIC	SAMB
tzH	CS low to address output high from Hi	Figures 6, 13 R1 = 3.5k, R2 = 1.5k	toaleen	35	60	ress no	0035	60	ns
tHZ	CS high to address output Hi-Z from high	C <sub>L</sub> = 15pF, Figures 6, 13 R2 = 1k, S1 Open	(8 ehol)	20	40	CAS I	20	40	ns
tZL	CS low to address output low from Hi-Z	Figures 6, 13 R1 = 3.5k, R2 = 1.5k	(lode 5)	35	60	BADS	35	60	ns
tLZ	CS high to address output Hi-Z from low	C <sub>L</sub> = 15pF, Figures 6, 14 R1 = 1k, S2 Open	de 5) de 6)	25	50	AS ou	25	50	ns
tHZH	CS low to control output (WE, CAS, (RASO-3) high from Hi-Z high	Figures 6, 13 R2 = 750 $\Omega$ , S1 open	de 5)	50	80	AS ou	50	80	ns
tHHZ	CS high to control output (WE, CAS, (RASO-3) Hi-Z high from high	$C_L = 15pF$ R2 = 750 $\Omega$ , S1 open	(a ebol	40	75	BAD	40	75	ns
tHZL	CS low to control output (WE, CAS, (RASO-3) low from Hi-Z high	Figure 13 S1, S2 Open	(Mode) bi	45	75	TUICO C	45	75 .	ns
tLHZ	CS high to control output (WE, CAS, (RASO-3) Hi-Z high from low	$C_L = 15$ pF, Figure 13, R2 = 750 $\Omega$ , S1 open		50	80	5 EAS	50	80	ns

\*Internally the device contains a 3K resistor in series with a Schottky Diode to VCC.

Note 1: Output load capacitance is typical for 4 banks of 22 DRAMs or 88 DRAMs including trace capacitance. These values are: Q0-Q8.  $C_L = 500 pF$ ; RASO-RAS3, CL = 150pF; CAS CL = 600pF unless otherwise noted.

Note 2: All typical values are for  $T_A = 25$  °C and  $V_{CC} = 5.0$ V.

Note 3: This test is provided as a monitor of Driver output source and sink current capability. Caution should be exercised in testing this parameter. In testing these parameters, a  $15\Omega$  resistor should be placed in series with each output under test. One output should be tested at a time and test time should not exceed 1 second.

Note 4: Input pulse 0V to 3.0V,  $t_R=t_F=2.5$  ns, f=2.5 MHz,  $t_{PW}=200$  ns. Input reference point on AC measurements is 1.5V. Output reference points are 2.7V for High and 0.8V for Low.





Figure 14. Change in Propagation Delay vs Loading Capacitance Relative to a 500 pF Load



R1, R2 = 4.7K EXCEPT AS SPECIFIED.

Figure 12. Standard Test Load




Figure 13. Waveform

#### SN74S409-3 Specifications:

#### **Absolute Maximum Ratings** (Note 1)

Supply Voltage VCC	-0.5V to 7.0V
Storage Temperature Range	
Input Voltage vn	-1.5V to 5.5V
Output Current	150 mA
Lead Temperature (Soldering, 10 seconds)	300°C

<sup>\*</sup>Note 1. "Absolute Maximum Ratings" are the values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Operating Conditions" provides conditions for actual device operation.

#### **Operating Conditions**

SYMBOL	PARAMETER PARAMETER	(9 FIGURE MIGHO	S409-3 MIN TYP MAX	UNIT
VCC	Supply voltage	(3 shoM) hiteveso-bloom	4.75 5.25	V
TA	Ambient temperature	welch	0 +70	°C
tASA	Address setup time to ADS	Figures 4, 5, 7, 10, 11	15	ns
tAHA	Address hold time from ADS	Figures 4, 5, 7, 10, 11	15	ns
tADS	Address strobe pulse width	Figures 4, 5, 7, 10, 11	30	ns
tRASINL,H	Pulse width of RASIN during refresh	Figure 3	50	ns
tRST	Counter reset pulse width	Figure 3	70	ns
tRFCKL.H	Minimum pulse width of RFCK	Figure 6	100	ns
T an Ot	Period of RAS generator clock	Figure 6	100	ns
†RGCKL	Minimum pulse width low of RGCK	Figure 6	35	ns
tRGCKH TO	Minimum pulse width high of RGCK	Figure 6	35	ns
tCSRL	CS low to access RASIN low	See Mode 5 description	10	ns
treske **	RFSH low set-up to RGCK low (Mode 1)	See Mode 1 description	35	ns
tRQHRF 10	RFSH hold time from RFRQ (RF I/O)	Figure 6	2T	ns

#### **Electrical Characteristics:** $V_{CC} = 5.0V \pm 5.0\%$ , $0^{\circ}C \le T_{A} \le 70^{\circ}C$ Typicals are for $V_{CC} = 5V$ , $T_{A} = 25^{\circ}C$ .

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VC	Input clamp voltage	$V_{CC} = MIN, I_C = -12mA$		-0.8	-1.2	V
IH1	Input high current for ADS, R/C only	V <sub>IN</sub> = 2.5V		2.0	100	μΑ
l <sub>IH2</sub>	Input high current for other inputs, except RF I/O	V <sub>IN</sub> = 2.5V		1.0	50	μΑ
I <sub>I</sub> RSI	Output load current for RF I/O	V <sub>IN</sub> = 0.5V, output high	RECK	-1.5	-2.5	mAV
I <sub>I</sub> CTL	Output load current for RAS, CAS, WE	V <sub>IN</sub> = 0.5V, chip deselct	REGIS	-1.5	-2.5	mA
IL1	Input low current for ADS, R/C only	V <sub>IN</sub> = 0.5V	NGCK	-0.1	-1.0	mA
I <sub>I</sub> L <sub>2</sub>	Input low current for other inputs, except RF I/O	V <sub>IN</sub> = 0.5V	A CASAS	-0.05	-0.5	mA
VIL**	Input low threshold	iding forced RESH)	(ana)	1	0.8	V
VIH**	Input high threshold	bilsv retruce Haffi of	2.0		tesen	V
VOL1	Output low voltage, except RF I/O	IOL = 20mA	BEI/O	0.3	0.5	V
VOL2	Output low voltage for RF I/O	IOL = 10mA	MEAR	0.3	0.5	V
VOH1	Output high voltage, except RF I/O	VOH = -1mA	2.4	3.5	19191	V
VOH2	Output high voltage for RF I/O	$IOH = -100\mu A$	2.4	3.5	Legical	V
I <sub>1D</sub>	Output high drive current, except RF I/O	V <sub>OUT</sub> = 0.8V (Note 3)	HAS IN	-200	Host	mA
loD	Output low drive current, except RF I/O	V <sub>OUT</sub> = 2.7V (Note 3)	RASIN	200	deue)	mA
loz	THREE-STATE output current (address outputs)	0.4V ≤ V <sub>OUT</sub> ≤ 2.7V, CS = 2.0V, Mode 4	-50	1.0	50	μΑ
ICC	Supply current	V <sub>CC</sub> = MAX	Spow	250	325	mA
CIN	Input capacitance ADS, R/C	T <sub>A</sub> = 25°C		8	E	pF
CIN	Input capacitance all other inputs	T <sub>A</sub> = 25°C		5		pF

<sup>\*\*</sup>These are absolute voltage with respect to pins 13 or 38 on the device and includes all overshoots due to system or tester noise. Do not attempt to test these values without suitable equipment.

#### SN74S409/DP8409 SN74S409-2/DP8409-2 SN74S409-3/DP8409-3

**Switching Characteristics:**  $V_{CC} = 5.0V \pm 5.0\%$ ,  $0^{\circ}C \le T_{A} \le 70^{\circ}C$  See Figure 12 for test load (switches S1 and S2 are closed unless otherwise specified) typicals are for  $V_{CC} = 5V$ ,  $T_{A} = 25^{\circ}C$ .

SYMBOL	ACCESS PARAMETER	FIGURE	MIN	S409-	3 MAX	UNIT
tRHA	Row address held from column select	Figure 4	10		-	ns
†RICL **	RASIN to CAS output delay (Mode 5)	Figures 7, 10	95	125	185	ns
†RICL	RASIN to CAS output delay (Mode 6)	Figures 7, 10, 11	80	105	160	ns
†RICH	RASIN to CAS output delay (Mode 5)	Figures 7, 10	40	48	70	ns
†RICH	RASIN to CAS output delay (Mode 6)	Figures 7, 10, 11	50	63	95	ns
tRCDL	RAS to CAS output delay (Mode 5)	Figures 7, 10	by anti ac	98	145	ns
tRCDL	RAS to CAS output delay (Mode 6)	Figures 7, 10, 11	To aids	78	120	ns
tRCDH	RAS to CAS output delay (Mode 5)	Figures 7, 10	- 142T	27	40	ns
†RCDH	RAS to CAS output delay (Mode 6)	Figures 7, 10	THE SECTION	40	65	ns
tCCDH	CASIN to CAS output delay Mode 6)	Figure 11	40	54	80	ns
tRCV	RASIN to column address valid (Mode 5)	Figures 7, 10		90	140	ns
tRCV	RASIN to column address valid (Mode 6)	Figures 7, 10, 11	rottage	75	120	ns
t <sub>RPDL</sub>	RASIN to RAS delay	Figures 4, 5, 7, 10, 11	20	27	40	ns
tRPDH	RASIN to RAS delay	Figures 4, 5, 7, 10, 11	15	23	37	ns
†APDL	Address input to output low delay	Figures 4, 5, 7, 10, 11	U DION	25	46	ns
t <sub>APDH</sub>	Address input to output low delay	Figures 4, 5, 7, 10, 11	sigona.	25	46	ns
tSPDL	Address strobe to address output low	Figures 4, 5	din el i	40	70	ns
tSPDH	Address strobe to address output high	Figures 4, 5	d team	40	70	ns
twppl	WIN to WE output delay	Figure 5	15	25	35	ns
tWPDH	WIN to WE output delay	Figure 5	15	30	70	ns
tCRS	CASIN setup time to RASIN high (Mode 6)	Figure 11	35	umiruN	1	ns
tCPDL	CASIN to CAS delay (R/C low in Mode 4)	Figure 5	32	41	67	ns
tCPDH	CASIN to CAS delay	Figure 5	25	39	60	ns
tRCC	Column select to column address valid	Figure 4	A Tes We	40	67	ns
tRCR	Row select to row address valid	Figures 4, 5	mit ble	40	67	ns
tRAH	Row address hold time (Mode 5)	Figures 7, 10	30			ns
tRAH	Row address hold time (Mode 6)	Figures 7, 10, 11	20	rei	DETEN	ns
tASC	Column address setup time (Mode 5)	Figures 7, 10	8			ns
tASC	Column address setup time (Mode 6)	Figures 7, 10, 11	6			ns

SYMBOL	REFRESH PARAMETER	TEST CONDITIONS	MIN	'S409-	MAX	UNIT
tFRQL	RFCK low to forced RFRQ low	C <sub>L</sub> = 50 pF, Figure 6	ent for	20	30	ns
tFRQH	RGCK low to force RFRQ high	C <sub>L</sub> = 50pF, Figure 6	and the	50	75	ns
tRGRL	RGCK low to RAS low	Figure 6	50	65	95	ns
tRGRH	RGCK low to RAS high	Figure 6	40	60	85	ns
tRFRH	RFSH high to RAS high (encoding forced RFSH)	See Mode 1 description	55	80	125	ns
tCSCT	CS high to RFSH counter valid	Figure 6	blo	55	75	ns
tCTL	RF I/O low to counter outputs all low	Figure 3	lva bi	veiling u	100	ns
tRFPDL	RASIN to RAS delay during refresh	Figures 3, 6	35	50	70	ns
<sup>t</sup> RFPDH	RASIN to RAS delay during refresh	Figures 3, 6	30	40	55	ns
tRFLCT TRIP	RFSH low to counter address valid	$\overline{CS} = X$ , Figures 3, 6, 8	ca ,ap	47	70	ns
tRFHRV TRFHRV	RFSH high to row address valid	Figures 3, 6	not spi	45	70	ns
†ROHNC	RAS high to new count valid	Figures 3, 8	91100 9	30	55	ns
tRLEOC	RASIN low to end-of-count low	C <sub>L</sub> = 50pF, Figure 3	ierus.	comba	80	ns
tRHEOC	RASIN high to end-of-count high	C <sub>L</sub> = 50pF, Figure 3	Lindri	STATE	80	ns
†RGEOB	RGCK low to end-of-burst low	C <sub>L</sub> = 50pF, Figure 8	1	o Jamilan	95	ns
†MCEOB	Mode change to end-of-burst high	C <sub>L</sub> = 50pF, Figure 8			75	ns

#### Switching Characteristics: (Cont'd)

SYMBOL	ACCESS PARAMETER	TEST CONDITIONS	MIN	'S409-3	MAX	UNIT
	THREE-STATE PARAMETER	not compatible with a	si (60)	IB 74S4	it eonl	Ms. S
i tzH	CS low to address output high from Hi	Figures 6, 13 R1 = 3.5k, R2 = 1.5k	an In	35	60	ns
tHZ	CS high to address output Hi-Z from high	C <sub>L</sub> = 15pF, Figures 6, 13 R2 = 1k, S1 Open	interi	20	40	ns
tZL	CS low to address output low from Hi-Z	Figures 6, 13 R1 = 3.5k, R2 = 1.5k		35	60	ns
t <sub>LZ</sub>	CS high to address output Hi-Z from low	C <sub>L</sub> = 15pF, Figures 6, 14 R1 = 1k, S2 Open		25	50	ns
<sup>t</sup> HZH	CS low to control output (WE, CAS, (RASO-3) high from Hi-Z high	Figures 6, 13 R2 = $750\Omega$ , S1 open	V	50	80	ns
tHHZ	CS high to control output (WE, CAS, (RASO-3) Hi-Z high from high	$C_L = 15pF$ R2 = 750 $\Omega$ , S1 open	CHILD	40	75	ns
tHZL	CS low to control output (WE, CAS, (RASO-3) low from Hi-Z high	Figure 13 S1, S2 Open	Jalac	45	75	ns
tLHZ	CS high to control output (WE, CAS, (RASO-3) Hi-Z high from low	$C_L = 15$ pF, Figure 13, R2 = 750 $\Omega$ , S1 open		50	80	ns

\*Internally the device contains a 3K resistor in series with a Schottky Diode to  $\ensuremath{\text{VCC}}$  .

Note 1: Output load capacitance is typical for 4 banks of 22 DRAMs or 88 DRAMs including trace capacitance. These values are: Q0-Q8. C<sub>L</sub> = 500pF; RAS0-RAS3, C<sub>L</sub> = 150pF; CAS C<sub>L</sub> = 600pF unless otherwise noted.

Note 2: All typical values are for  $T_A = 25$ °C and  $V_{CC} = 5.0$ V.

Note 3: This test is provided as a monitor of Driver output source and sink current capability. Caution should be exercised in testing this parameter. In testing these parameters, a  $15\Omega$  resistor should be placed in series with each output under test. One output should be tested at a time and test time should not exceed 1 second.

Note 4: Input pulse 0V to 3.0V,  $t_{\mbox{\footnotesize P}}=t_{\mbox{\footnotesize F}}=2.5$  ns, f=2.5 MHz.  $t_{\mbox{\footnotesize PW}}=200$  ns. Input reference point on AC measurements is 1.5V. Output reference points are 2.7V for High and 0.8V for Low.

Note 5: The load capacitance on RF/IO should not exceed 50 pF.

#### **Applications**

The 74S409 Dynamic RAM Controller provides all the address and control signals necessary to access and refresh dynamic RAMs. Since the 74S409 is not compatible with a specific bus or microprocessor, an interface is often necessary between the 74S409 and the system. A general application using PAL to implement the interface and two additional

chips to provide refresh clock and chip select is shown in figure 15.

The 74S409 operating mode may vary from application to application. For efficient refresh it is recommended to use mode 1 and mode 5 to take advantage of the hidden (transparent) refresh with forced refresh back-up.




Figure 15. 74S409 in general application.

## Octal Dynamic-RAM Driver with 3-state Outputs

SN54/74S700/-1 SN54/74S730/-1 SN54/74S731/-1 SN54/74S734/-1

#### Features/Benefits:

- Provides MOS voltage levels for 16 K and 64 K D-RAMs
- Undershoot of low-going output is less than -0.5 V
- · Large capacitive drive capability
- . Symmetric rise and fall times due to balanced output impedance
- · Glitch-free outputs at power-up and power-down
- 20-pin SKINNYDIP® saves space
- 'S730/734 are exact replacement for the Am2965/66
- 'S700/730/731/734 are pin-compatible with 'S210/240/241/244, and can replace them in many applications
- 'S700-1/730-1/731-1/734-1 have a larger resistor in the output stage for better undershoot protection
- Commercial devices are specified at V<sub>CC</sub>±10%.

#### **Description:**

The 'S700, 'S730, 'S731, and 'S734 are buffers that can drive multiple address and control lines of MOS dynamic RAMs. The 'S700 and 'S730 are inverting drivers and the 'S731 and 'S734 are non-inverting drivers. The 'S700/731 are pin-compatible with the 'S210/241 and have complementary enables. The 'S730 is pin-compatible with the 'S240 and an exact replacement for the Am2965. The 'S734 is pin-compatible with the 'S244 and an exact replacement for the Am2966.

These devices have been designed with an additional internal resistor in the lower output driver transistor circuit, unlike regular octal buffers. This resistor serves two purposes: it causes a slower fall time for a high-to-low transition, and it limits the undershoot without the use of an external series resistor.

The 'S700, 'S730, 'S731, and 'S734 have been designed to drive the highly-capacitive input lines of dynamic RAMs. The drivers

#### **Ordering Information**

PART NUMBER	PKG	TEMP	ENABLE	POLARITY	POWER
SN54S700/-1	J,F,L	Mil	High-	H	
SN74S700/-1	N,J	Com	Low	H	-
SN54S730/-1	J,F,L	Mil	Low	Invert	H
SN74S730/-1	N,J	Com	LOW	- H	S
SN54S731/-1	J,F,L	Mil	High-		3
SN74S731/-1	N,J	Com	Low	Non-	
SN54S734/-1	J,F,L	Mil	Low	Invert	
SN74S734/-1	N,J	Com	Low		


provide a guaranteed  $V_{OH}$  of  $V_{CC}$  - 1.15 volts, limit undershoot to 0.5V, and exhibit a rise time symmetrical to their fall time by having balanced outputs. These features enhance dynamic RAM performance.


For a better-controlled undershoot for lightly capacitive-loaded circuits the 'S700-1, 'S730-1, 'S731-1, 'S734-1 provide a larger resistor in the lower output stage. Also an improved undershoot voltage of -0.3 V is provided in the 'S700-1 series.


A typical fully-loaded-board dynamic-RAM array consists of 4 banks of dynamic-RAM memory. Each bank has its own  $\overline{\rm RAS}$  and  $\overline{\rm CAS}$ , but has identical address lines. The  $\overline{\rm RAS}$  and  $\overline{\rm CAS}$  inputs to the array can come from one driver, reducing the skew between the  $\overline{\rm RAS}$  and  $\overline{\rm CAS}$  signals, Also, only one driver is needed to drive eight address lines of a dynamic RAM. The propagation delays are specified for 50pf and 500pf load capacitances, and the commercial-range specifications are extended to  $V_{\rm CC} \pm 10\%$ .

All of the octal devices are packaged in the popular 20-pin SKINNYDIP™

#### **Logic Symbols**







SKINNYDIP is a registered trademark of Monolithic Memories

TWX: 910-338-2376 TWX: 910-338-2374 Monolithic MM

#### **Function Tables**

S700/-1

E1	E2	1A	2A	1Y	2Y					
L	L	Little	X	au Hou	Z					
BW 09	YTIRA 109	au Hus	X	na abaw	Z					
L	Н	and details	L	Н	Н					
L	Н	-nkih-	III H	L H-\0	SMIAST					
L	Н	wH.		1	SNHAST					
L	heHit	Н	H	L	L					
Н	Н	X	HINL J.	Z	H					
Н	Н	X	moH &	4 Z 40	SINTABLE					
Н	L	X	X	Z	Z					

S730/-

E1	E2	1A	2A	1Y	2Y
L	L	L ·	elilens	B HOT	Н
aLAAR-	0 31 LB bno	× 8L not a	level Hotel	ov a HV. de	bivo E
LV	a tirse -0.5	Н	n prkanu	ni fakaada	Huston
L	L				
L	Н		X	enpadalive H	6
mpagmi	ndini passi	also H sub	X	un sanshin	Z
Н	twob_rewa	X	is at powe	Z	Hitch
Н	L	X	(Pe Hyes	OY Z	nig-LS
H 88	BagtHia er	X	X	Z	Z

\$731/-1

		11.03			
E1	E2	1A	2A	1Y	2Y
andJOAS	BAR ent	semilases	X	or saft find	SAZ DA
				te ar Hy car	
				ia SEB an	
				figié gynth	
				sveHp e	
bebrighte s	incarpms at	pedsHares	Sign Hamo	terti Hue et	
Н	Н	X	L	Z	± apV a
nio-H nel	dadHarit	X	se He pa	Val Zano	edi Ho III
Н	L	X	X	Z	Z

\$734/-1

E1	E2	1A	2A	1Y	2Y			
L	L	L	L	L	L			
menti legit	en ajdriti	dried with	sep Heed	aces have	H			
madel exign	u dingrite u	er treHsiste	suitput dras	H	ninohiso			
it causes	выердния.	OW!Hsevi	is TOHISSI	and H sis	HOO HOO			
it lights t	boshnoit	ansig_wol-	X	TOT PERMIT	Z			
Fioleis	an sHies I	an ellerne	O S X S	worthy to	prienz			
H had	need Leed	SveX Age	Stroll For	Z	dro L			
		X						
Н	Н	X	X	Z	Z			

#### Absolute Maximum Ratings

Supply voltage V <sub>CC</sub>	5V to 7V
Input Voltage	
Off-state Output Voltage	
Storage Temperature	65° to + 150°C
Output Current	

#### **Operating Conditions**

SYMBOL	DADAMETER		MILITARY			COMMERCIAL			UNIT
	PARAMETER	284	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
TA	Operating free-air temperature	183	-55	l akew	125	0	10	75	°C

#### **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAMET	ER TYP	TEST CONDITIONS		MIN	TYP MAX	COMMER MIN TYP		UNIT
V <sub>IL</sub> *	Low-level input vo	oltage	50pf 4	10		0.8		0.8	V
V <sub>IH</sub> *	High-level input ve	oltage	811g00a =	. 0	2		2		V
VIC	Input clamp voltage	ge	V <sub>CC</sub> = MIN	$I_1 = -18mA$		-1.2	Data to outp	-1.2	V
I <sub>IE</sub> as	Low-level 87 08	Any A	V <sub>CC</sub> = MAX	OV <sub>1</sub> = 0.4V		- 0.2		- 0.2	mA
00	input current	Any E				-0.4		- 0.4	IIIA
atiH	High-level input c	urrent	V <sub>CC</sub> = MAX	V <sub>I</sub> = 2.7V		20	Output enail	20	μΑ
11 82	Maximum input c	urrent	V <sub>CC</sub> = MAX	V <sub>1</sub> = 7V		0.1		0.1	mA
V <sub>OL</sub>	Low-level output	voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$	I <sub>OL</sub> = 1mA		VEI 0.5	Output disa	0.5	id <sub>1</sub>
V ao	0.5		V <sub>IH</sub> = 2V	I <sub>OL</sub> = 12mA	to	0.8	Output volts	0.8	oV.
VOH	High-level output voltage		V <sub>CC</sub> = MIN V <sub>IL</sub> = 0.8V V <sub>IH</sub> = 2V	I <sub>OH</sub> = -1mA		V <sub>CC</sub>			V <sub>+</sub> V <sub>+</sub>
IOZL	Off-state output current		$V_{CC} = MAX$ $V_{IL} = 0.8V$	V <sub>O</sub> = 0.4V	naV 2	- 200	a Chara	- 200	μΑ
IOZH			V <sub>IH</sub> = 2V	V <sub>O</sub> = 2.7V		100	q	100	μΑ
los (	Output short-circu	uit current †	V <sub>CC</sub> = MAX		- 60	- 200	- 60	- 200	mA
1 01	0		V	' S 7XX	50		50		mA
OLDE	Output sink curr	ent	V <sub>OL</sub> = 2.0V	' S 7XX-1	40	utput delay	40 80		
ЮН	Output source cur	rrent	V <sub>OH</sub> = 2.0V		- 35		- 35		mA
(3h	22 - 81	Outputs	ng = 10	S700/-1 S730/-1		24 50	24	50	
20 ns		High	S = 1	S731/-1 S734/-1		53 75	53	75	Eq1
CC OS	Supply Current	Outputs	V <sub>CC</sub> = MAX	S700/-1 S730/-1		86 125	86	125	sol.
20	Supply Current	Low	Outputs open	S731/-1 S734/-1		92 130	92	130	mA
12		Outputs	8 = 8	S700/-1 S730/-1		86 125	86	125	ued .
80 02		Disabled	0 50	S731/-1 S734/-1		116 150	116	150	U.A.

+ Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second

<sup>\*</sup>These are absolute voltages with respect to pin 10 on the device and includes all overshoots due to system and/or test noise. Do not attempt to test these values without suitable equipment.

#### Switching Characteristics V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C For the 'S700, 'S730, 'S731, 'S734

SYMBOL	PARAMETER	FIGURE	TEST CONDITIONS	MIN TYP	MAX	UNIT
+ Voc ma	oj vč		C <sub>L</sub> = 50pf	6 9	15	lale-IIC
<sup>t</sup> PLH	Data to output delay	1 & 3	C <sub>L</sub> = 500pf	18 22	30	Storage
t <sub>PHL</sub>		C <sub>L</sub> = 50pf	5 7	15	ns	
		C <sub>L</sub> = 500pf	18 22	30		
t <sub>PZL</sub>			S = 1	12	20	
t <sub>PZH</sub>	Output enable delay	2 & 4	S = 2	12	20	ns
tPLZ	Output disable delay	2 & 4	S T= 1ARA9	11	20	SYME
tPHZ	Output disable delay	2 0 4	S = 2	6.5	16	ns
tSKEW	Output-to-output skew	1 & 3	C <sub>L</sub> = 50pf	* ±0.5	±3.0	ns
VONP	Output voltage undershoot	1 & 3	C <sub>L</sub> = 50pf	0	-0.5	V

<sup>\*</sup>The SKEW timing specification is guaranteed by design, but not tested.

#### Switching Characteristics Over Operating Range\*\* For the 'S700, 'S730, 'S731, 'S734

SYMBOL	PARAMETER THE NEW TYP MIN TYP MIN TYP MIN	FIGURE	TEST CONDITIONS	MILITARY †† V <sub>CC</sub> = 5.0V ±10% MIN TYP MAX	COMMERCIAL V <sub>CC</sub> = 5.0V ±10% MIN TYP MAX	UNIT
V 80	1 8.0		C <sub>L</sub> = 50pf	4 9981 20	4 1999-400 17	ηV
<sup>t</sup> PLH		100	C <sub>L</sub> = 500pf	18	18 35	
V   80	Data to output delay	1 & 3	C <sub>L</sub> = 50pf	4 20	4 mais lugal 17	ns
tPHL SO		0.4V	C <sub>L</sub> = 500pf	18 40	18 35	
tPZL	Output enable delay	2 & 4	S = 1†	28	28	
t <sub>PZH</sub>	Output enable delay	2 0.4 S	S = 2†	28	28	ns
tPLZ	Output disable delay	2 & 4	S = 1†11M = 20	24	24	200
tPHZ	Output disable delay	204	S = 2†30 =	/ epsilov 16.	tuo level-wo. 16	ns
VONP	Output voltage undershoot	1 & 3	C <sub>L</sub> = 50pf	-0.5	-0.5	V

<sup>\*\*</sup>AC performance over the operating temperature is guaranteed by testing as defined in Group A, Subgroup 9, Mil Std 883B.

#### **Switching Characteristics** V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C For the 'S700-1, 'S730-1, 'S731-1, 'S734-1

SYMBOL	PARAMETER		FIGURE	TEST CONDITIONS		TYP	MAX	UNIT
Ata.	50 50		S 7XX	C <sub>L</sub> = 50pf	6	9	15	10
t <sub>PLH</sub>	Data to output delay		1 & 3	V0.9 = C_C = 500pf	18	220	30	ol I
tPHL	- 35 35			VO.S = C <sub>L</sub> = 50pf	5	7	15	ns
SO			S700/-1 Si	C <sub>L</sub> = 500pf	18	22	40	10
t <sub>PZL</sub>	Output enable delay	34/-1	2 & 4	S = 1 ngiH		12	20	200
t <sub>PZH</sub>	Output enable delay	1-00 2 4 4 00 TS		XAM S = 2 studio	mm2 v	12	20	ns
tPLZ	Output disable delay	34/-1	2 & 4	rego al Siti≡11 WoJ .		11	20	
t <sub>PHZ</sub>	a dipar disable dellay		S 1-700 S	S = 2 alugfuO		6.5	12	ns
tSKEW	Output-to-output skew	1-186	1 & 3	C <sub>L</sub> = 50pf	*	±0.5	±3.0	ns
VONP	Output voltage undershoot	XB TOTT	1 & 3	C <sub>L</sub> = 50pf	proute tu	0	-0.3	V

<sup>\*</sup>The SKEW timing specification is guaranteed by design, but not tested.

<sup>†&</sup>quot;S = 1" and "S = 2" refer to the switch setting in Figure 2. Amuse = HO VB.0 = HV

 $<sup>++</sup>T_C = -55 \text{ to} + 125^{\circ} \text{ C}$  for flatpack versions.

#### Switching Characteristics Over Operating Range\*\* For the 'S700-1, 'S730-1, 'S731-1, 'S734-1

SYMBOL	PARAMETER	FIGURE	TEST CONDITIONS	MILITARY ††  V <sub>CC</sub> = 5.0V ±10%  MIN TYP MAX	COMMERCIAL V <sub>CC</sub> = 5.0V ±10% MIN TYP MAX	UNIT
+		21191	C <sub>L</sub> = 50pf	4 20	4 17	
<sup>t</sup> PLH			C <sub>L</sub> = 500pf	18 40	18 35	
75	Data to output delay	1 & 3	$C_L = 50pf$	4 20	4 17	ns
<sup>t</sup> PHL		C <sub>L</sub> = 500pf	18 50	18 45		
tPZL	Output enable delay	2 & 4	S = 1†	28	28	
tPZH	Output enable delay	204	S = 2†	28	28	ns
tPLZ	Output disable delay	2 & 4	S = 1†	24	24	200
t <sub>PHZ</sub>	Output disable delay	2 0 4	S = 2†	16	16	ns
VONP	Output voltage undershoot	1 & 3	$C_L = 50pf$	-0.3	-0.3	V

<sup>\*\*</sup>AC performance over the operating temperature is guaranteed by testing as defined in Group A, Subgroup 9, Mil Std 883B.

#### **Switching Test Circuits**

FROM DEVICE OUTPUT

CL\* \$\frac{R}{2k\Omega}\$

\*tpd specified at C<sub>L</sub> = 50 and 500pF

Figure 1. Capacitive Load Switching




Figure 2. Three-State Enable/Disable

<sup>†&</sup>quot;S = 1" and "S = 2" refer to the switch setting in Figure 2.

<sup>††</sup>T<sub>C</sub> = -55 to + 125° C for flatpack versions.

#### **Typical Switching Characteristics**






Figure 3. Output Voltage Levels

Figure 4. Three-State Control Levels

#### **Typical Performance Characteristics:**







▲ INDICATE MINIMUM VALUES AT 25°C.
■ INDICATE MAXIMUM VALUE AT 25°C.

Figure 5a. tpLH for VOH = 2.7 V vs. CL, for the 'S700 series

Figure 6a. tpHL for VOL = 0.8 V vs. CL, for the 'S700 series





▲ INDICATE MINIMUM VALUES AT 25°C.
■ INDICATE MAXIMUM VALUE AT 25°C.

Figure 5b. tpLH for VOH = 2.7 V vs. CL, for the 'S700-1 series

Figure 6b. tpHL for VOL = 0.8 V vs. CL, for the 'S700-1 series

#### **Applications**

The 'S700, 'S730, 'S731, and 'S734 are bipolar octal dynamic RAM drivers and are pin-compatible with the 'S210, 'S240, 'S241, and 'S244.

The actual circuit conditions that arise for driving dynamic RAM memories are as follows: Typically, in dynamic RAM arrays address lines and control lines, RAS, CAS, and WE have a fair amount of "daisy chaining." The daisy chaining causes an inductive effect due to the traces in the printed circuit board; the dominant factor in the RAM loading is input capacitance, and these two conditions contribute to the actual driver conditions shown in Figure 7. The result is a transmission line with distributed inductance and capacitance connected to the driver outputs.




Figure 7. RAM Driver Output To Array

The transmission line effect can imply reflections, which in turn cause ringing, and it takes some time before the output settles from the low-to-high transition. On the high-to-low transition, along with ringing, a voltage undershoot can occur, and the circuit takes even longer to settle to an acceptable zero level. The main cause for the shorter high-to-low transition as compared to the low-to-high transition is the output impedance of typical Schottky drivers. Figure 8, shows a typical Schottky driver output stage and Figure 9 shows the output impedance for high and low output states.




Figure 8. Typical Schottky Driver Output

Figure 9. Driver Output Impedance

In Figure 9 when S=1, the output is high and the driver output impedance is approximately 30 $\Omega$ . When S=2, the output is low and the driver output impedance is approximately 3 $\Omega$ . There is a 10:1 ratio for the output impedances for the low and high states. The high-to-low transition causes a problem as the output transistor turns on fast due to the low impedance and undershoot results at the RAM inputs.




Figure 10. 'S700, 'S730, 'S731, and 'S734 Output Stage

Figure 11. Driver Output Impedance For the '\$700, '\$730, '\$731, and '\$734

The 'S700, 'S730, 'S731, and 'S734 have a modification in their output stage, in that an internal resistor is added to the lower output stage as shown in Figure 10.

The 'S700-1, 'S730-1, 'S731-1 and the 'S734-1 have a larger resistor, R2, compared to the non-dash parts, which give better undershoot protection at a slightly slower switching performance.

The structure in Figure 10 provides a driver output impedance of approximately  $25\Omega$  in either high (S=1) or low (S=2) states as shown in Figure 11. In addition, this circuit limits undershoot to -0.5V, essentially eliminating that problem; provides a symmetrical rise and fall time; and guarantees output levels of V $_{CC}$ -1.15 volts needed for MOS High levels. Also, when using the 'S700, 'S731, and 'S734, no external resistors are needed. 'S240-series parts used with external resistors do provide drive capability, but the rise times and fall times are unsymmetrical due to higher impedance for low-to-high transitions.

Figure 12 shows the undershoot problem using a 'S240 without external resistors and the elimination of the problem by using the 'S730. Thus from a dynamic-RAM system-design viewpoint, the 'S700, 'S730, 'S731, and 'S734 are very effective RAM drivers.






Figure 12. Comparison of Undershoots and tpHL

An application using the octal drivers to interface address and control lines (and data lines) to a dynamic RAM array using 64K DRAMs is discussed. The signals needed for the controls are RAS, CAS, and WE. The address lines are A0-A7 and the data lines are shown as the high and low byte. The array is shown in Figure 13. It consists of four rows of DRAMs; each row has individual RAS, CAS, and WE lines. However, all four rows have common address lines A0-A7. The RAM capacitive loading for RAS, CAS, and WE is about 10 pf per input. The loading of the address lines is about 5 to 7 pf per input. The loading of the RASi, CASi and WEi inputs to each row of memories is 160 pf. Note that RAS; and CAS; come from the same driver, which reduces timings skews which might arise if they were output from separate drivers. The address lines are outputs from another driver, and the loading on each line is 320 pf (5 pf loading times 64 DRAMs). At this point it is worth noting that if a 320-pf loading affects performance unduly, then the address lines can be split between two drivers with each having a load of 160 pf, reducing overall signal delay.

If an error-detection-and-correction scheme is used, then typically a row size expands to 22 bits from the 16 bits shown in the example. The 'S700, 'S730, 'S731, and 'S734 drivers lend themselves to such expansion, as their propagation delays are specified at 50 and also at 500 pf.





# Quad Power/Logic Strobe

HD1-6600-8/HD1-6605-8

HD1-6600-5/HD1-6605-5

HD1-6600-2/HD1-6605-2


#### Features/Benefits

- High drive current-200 mA
- High speed-40 ns typical
- Low fan-in (250μA Max), TTL COMPATIBLE
- Low power: Standby 30 mW/circuit
   Active 120 mW/circuit
- Several different power-supply levels


#### Description

The HD1-6600 quad power strobe and the HD1-6605 quad logic strobe are four high-current drivers used for power-down mode of ROM/PROM and other logic devices. V<sub>CC</sub> can be removed from nonactive devices and reduce total system power.

#### **Pin Configuration**



#### **Standard Test Load**




#### **Ordering Information**


PART NUMBER	PACKAGE	TYPE	TEMPERATURE RANGE
HD1-6600-5	J14	Power	0°C to + 75°C
HD1-6605-5	J14	Logic	0°C to + 75°C
HD1-6600-2	J14	Power	-55°C to + 125°C
HD1-6605-2	J14	Logic	-55°C to + 125°C
HD1-6600-8*	J14	Power	-55°C to + 125°C
HD1-6605-8*	J14	Logic	-55°C to + 125°C

<sup>\*</sup> LCC — contact the factory

#### **Block Diagram**



#### **Test Waveforms**



\*Note: Parts suffixed -8 are equivalent to parts suffixed -2 screened in accordance with MIL-STD 883 method 5004, Class B.

Monolithic MM

## **Absolute Maximum Ratings**

		+8V
VC	CC2	+ 18V (HD1-6600), + 14V (HD1-6605)
		+ 18V (HD1-6600), + 8V (HD1-6605)
		1.5V to +5.5V
Input current		25 mA to +5 mA
Output current		300 mA
Storage temperatu	ire range	65° to +150°C

## **Operating Conditions**

OVILLED		MILIT		LITARY		COMMERCIAL		
SYMBOL	PARAMETER	MIN	MIN TYP MAX MIN			TYP	MAX	UNIT
V <sub>CC1</sub>	Supply voltage 1	4.5	5	5.5	4.5	5	5.5	V
V <sub>CC2</sub>	Supply voltage 2	10	12	13.8	10	12	13.8	V
V <sub>CC3</sub>	Supply voltage 3	4.5	5	5.5	4.75	5	5.5	V
ГОН	High-level output current	4	-150	-200		-150	-200	mA
TA	Operating free-air temperature	-55		125	0		75	°C

#### **Electrical Characteristics Over Operating Conditions**

Over Recommended Operating Free Air Temperature Range V<sub>CC2</sub> = 12.0V V<sub>CC3</sub> = 5.0V


SYMBOL	PARAMETER	TEST	CONDITIONS	MIN TYP	MAX	UNIT
I <sub>IR</sub>	Input current	V <sub>IN</sub> = 2.4V V <sub>IN</sub> = 0.4V	V <sub>CC1</sub> = 5.5V	-80	30 -250	μΑ
V <sub>IH</sub> V <sub>IL</sub>	Input threshold voltage	V <sub>CC1</sub> = 4.5V		2.0	0.8	V
VOH	Output voltage	V <sub>CC1</sub> = 5.0V V <sub>IN</sub> = 0.4V	I <sub>L</sub> = -150mA	4.74 4.85		V
VOL	(One strobe enabled)	V <sub>CC1</sub> = 5.0V V <sub>IN</sub> = 2.4V	I <sub>L</sub> = 500μA	0.9	1.0	V
I <sub>CC1</sub>		V <sub>CC1</sub> = 5.5V	V <sub>IN</sub> = 2.4V	4	6.0	mA
I <sub>CC1</sub>		V <sub>CC1</sub> = 5.5V	V <sub>IN</sub> = 0.4V	4	6.4	mA
I <sub>CC2</sub>	Supply current (All strobes enabled)	V <sub>CC1</sub> = 5.5V V <sub>IN</sub> = 0.4V	I <sub>L</sub> = -150mA	50	60	mA
I <sub>CC2</sub>		V <sub>CC1</sub> = 5.5V V <sub>IN</sub> = 2.4V	IL = 0	10	12	mA

## **Switching Characteristics**

V<sub>CC1</sub> = 5.0V V<sub>CC2</sub> = 12.0V V<sub>CC3</sub> = 5.0V T<sub>A</sub> = 25°C

SYMBOL	PARAMETER	TEST CONDITIONS (SEE STANDARD TEST LOAD)	MIN TYP	MAX	UNIT
ton	Turn On delay		40	75	ns
toff	Turn Off delay	$R_L = 31.6\Omega$	40	75	ns
t <sub>r</sub>	Rise time	C <sub>L</sub> = 620pF	35	65	ns
t <sub>f</sub>	Fall time		35	65	ns

#### **Die Configuration**



Die Size: 90 x 67 mil

			PART NUMBER	DESCRIPTION	
				Introduction	1
			Militar	ry Products Division	2
			Я	PROM	3
			8 1/21/24/16	ROM	4
			CI	haracter Generators	5
ura			RESIDENCE THAT	PLE™	6
			(Na), (a)	PAL®/HAL® Circuits	7
				HMSI™	8
			(10) 200	FIFO	9
	11-2 11-2	ler on Guide	Men	mory Support Series	10
	11-6		Arithmetic	Elements and Logic	11
	9-11-9	/	oon:  Some discharge of the service of service of service of the s	Multipliers/Dividers	12
	11-17	7/	Looke Looke Looke Looke Looke	Interface	13
		-Up Table	Jan I was the same and the same	General Information	14
				Package Drawings	15

## **Arithmetic Elements and Logic Selection Guide**

The following selection guides are designed to simplify the choice of the particular function to fit the specific application.

## **Arithmetic and Logic Elements**

DESCRIPTION	PART NUMBER	MAX ADD TIME	MAX CARRY (OR GENERATE) TIME	PINS
4-bit ALU	5/74S381	27 ns	20 ns	20
4 Group carry-look-ahead generator	5/74S182		7 ns	16

## **Encoder Priority**

DESCRIPTION	PART NUMBER	OUTPUT	MAX LOGIC DELAYS	PINS
High-Speed Schottky Priority Encoders	SN54/74S148 SN54/74S348	Totem-Pole 3-State	$D_i \rightarrow A_i = 13$ nsec $D_i - GS$ , EO = 15nsec	16

## **Look-Up Tables**

DESCRIPTION	PART NUMBER	MAX ACCESS TIME	PINS
C: (0° 00°)   -    - T- -	6086/7	100 ns	24
Sine (0°-90°) Look-Up Table	5086/7	150 ns	24

#### Contents

Arithmetic Eleme	ents and Logic Selection Guide	11-2
Arithmetic Eleme	ents and Logic Contents	11-2
SN54/74S381	Arithmetic Logic	
	Unit/Function Generator	11-3
SN54/74S182	Look-Ahead Carry Generators	11-6
SN54/74S148	High-Speed Schottky	
	Priority Encoders	11-9
SN54/74S348	High-Speed Schottky	
	Priority Encoders	11-9
SN50/6086	10 Bit Line Look-Up Table	11-17
SN50/6087	10 Bit Line Look-Up Table	11-17
SN52/6255	10 Bit Line Look-Up Table	11-17
SN52/6256	10 Bit Line Look-Up Table	11-17

# Arithmetic Logic Unit/ Function Generator SN54S381 SN74S381

#### Features/Benefits

- A Fully Parallel 4-Bit ALU in 20-Pin Package for 0.300-inch Row Spacing
- Ideally Suited for High-Density Economical Processors
- Parallel Inputs and Outputs and Full Look-Ahead Provide System Flexibility
- Arithmetic and Logic Operations Selected Specifically to Simplify System Implementation:

A Minus B B Minus A A Plus B

and Five Other Functions

#### Description


The 'S381 is a Schottky TTL arithmetic logic unit (ALU)/function generator that performs eight binary arithmetic/logic operations on two 4-bit words as shown in the function table. These operations are selected by the three function-select lines (S0, S1, S2). A fully carry look-ahead circuit is provided for fast, simultaneous carry generation by means of two cascade outputs (\$\overline{P}\$ and \$\overline{G}\$) for the four bits in the package.

#### **Ordering Information**

PART NUMBER	PACKAGE	TEMPERATURE
SN54S381	J20,F20,20W,20L	Military
SN74S381	N20, J20	Commercial

#### **Pin Configuration**

SN54S381, SN74S381




#### **Function Table**

SELECTION		NC	- ARITHMETIC/LOGIC OPERATION							
S2	S1	SO	ARTHMETIC/LOGIC OPERATI							
L	L	L	Clear †							
S = LAT	L	H	B minus A							
L	Н	L	A minus B							
L	Н	Н	A plus B							
Н	L	L	A (+) B							
Н	L	Н	A + B							
Н	Н	L	AB AB							
Н	Н	Н	Preset ††							

- † Force all F outputs to be Lows.
- †† Force all F outputs to be Highs.

**Logic Symbol** 



TWX: 910-338-2376 2175 Mission College Boulevard, Santa Clara, CA 95050 Tel: (408) 970-9700 TWX: 910-338-2374



## **Absolute Maximum Ratings**

Supply Voltage, VCC	
Input Voltage	
Storage Temperature Range	65°C to +150°C

## **Operating Conditions**

OVMBOL	DADAMETED	MILITARY COMMERCIAL						V
SYMBOL	PARAMETER	MIN	NOM	MAX	MIN	NOM	MAX	ONIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air temperature	-55	NI SALIF	125	0		70	°C

## **Electrical Characteristics** Over operating conditions


SYMBOL	PARAMETER	Pin Configu	TEST CONDITIO	ONS	MIN TYP	MAX	UNIT
V <sub>IL</sub>	Low-level input voltage		sily to	lions Selected Specific	Logic Opera	0.8	V
VIH	High-level input voltage			anons	2	Section 5	V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA			-1.2	V
				Any S input		-2	A
IIL	Low-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 0.5V	Cn	nonomus sem	-8	mA
	(8 8) - 68 es d	108		All others		-6	
	1 - St 10 - 10 Cm	R TELEVISION OF		Any S input		50	
IH	High-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.7V	Cn	¥1	250	μΑ
	5 ET - 5 64 - 13	64)	Prunction -	All others	onky TTL an	200	865, 0
l <sub>l</sub>	Maximum input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5V	the function table. The	s as shown in	brow 1d	mA
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN V <sub>IL</sub> = 0.8V	V <sub>IH</sub> = 2V I <sub>OL</sub> = 20mA	r provided for fast, simulation of the contract of the contracts (Fig.	read circuit is by means of ty neckeos	0.5	V
V		V <sub>CC</sub> = MIN	V <sub>IH</sub> = 2V	SN54S381	2.4 3.4		V
VOH	High-level output voltage	V <sub>IL</sub> = 0.8V	OH = -1mA	SN74S381	2.7 3.4		\ \
los	Output short-circuit current*	V <sub>CC</sub> = MAX			-40	-100	mA
Icc	Supply current	V <sub>CC</sub> = MAX			105	160	mA

<sup>\*</sup> Not more than one output should be shorted at a time.


## Switching Characteristics V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

SYMBOL	B audim A PARAMETER	FROM (INPUT)	TO (OUTPUT)	5/74S	381 MAX	UNIT
tp	Propagation delay time	Cn	Any F	10	17	ns
t <sub>P</sub>	Propagation delay time	Any A or B	G	12	20	ns
tp	Propagation delay time	Any A or B	P	11	18	ns
tPLH	Propagation delay, low-to-high	Ai or Bi	Fi	18	27	ns
t <sub>PHL</sub>	Propagation delay, high-to-low	Alorbi		16	25	ns
t <sub>P</sub>	Propagation delay time	Any S	Fi, Ġ, ₱	18	30	ns

#### **Standard Test Load**




#### 16-BIT ALU (USING 74S381)



#### MAXIMUM DELAY OF ADDITION/SUBTRACTION.

	74\$381	
1-4 bits	27ns	
5-16 bits	44ns	
17-64 bits	64ns	

#### **Die Configuration**



Die Size: 83 x 86 mil

#### **Description**

The SN54S182, and SN74S182 are high-speed, look-ahead carry generators capable of anticipating a carry across four binary adders or group of adders. They are cascadable to perform full look-ahead across n-bit adders. Carry, generate-carry, and propagate-carry functions are provided as enumerated in the pin designation table below.

When used in conjunction with 74S381, 67S581, 74S181, 2901, 6701 arithmetic logic units (ALU), these generators provide high-speed carry lookahead capability for any word length. Each 'S182 generates the look-ahead (anticipated carry) across a group of four ALU's and, in addition, other carry look-ahead circuits may be employed to anticipate carry across sections of four look-ahead packages up to n-bits.

The carry functions (inputs, outputs, generate, and propagate) of the look-ahead generators are implemented in the compatible forms for direct connection to the ALU. Logic equations for the 'S182 are:

Cn+x = G0 + P0 Cn

Cn+y = G1 +P1 G0 + P1 P0 Cn

Cn+z = G2 + P2 G1 + P2 P1 G0 + P2 P1 P0 Cn

G = G3 + P3 G2 + P3 P2 G1 + P3 P2 P1 G0

P = P3 P2 P1 P0

 $\overline{C}n+x = \overline{Y0}(X0 + Cn)$ 


 $\overline{C}_{n+y} = \overline{Y1} [X1 + Y0 (X0 + Cn)]$ 

 $\overline{C}_{n+z} = \overline{Y2} \{X2 + Y1 [X1 + Y0 (X0 + Cn)]\}$ 

Y = Y3 (X3 + Y2) (X3 + X2 + Y1) (X3 + X2 + X1 + Y0)

X = X3 + X2 + X1 + X0


## **Pin Configuration**



#### **Ordering Information**

PART NUMBER	PACKAGE	TEMPERATURE
SN54S182	J16,F16,16W,20L	Military
SN74S182	N16, J16	Commercial

#### **Block Diagram/Schematic**



#### **Summarizing Tables**

FUNCTION TABLE FOR C<sub>n+y</sub> OUTPUT

FUNCTION TABLE FOR P OUTPUT FUNCTION TABLE FOR Cn+x OUTPUT

	IN	OUTPUT			
G1	G0	P1	P0	Cn	C <sub>n+y</sub>
L	X	X	x	X	н
X	L	L	X	X	Н
X	X	L	L	Н	н
	Al	ll ot		15	L

INPUTS	OUTPUT
P3 P2 P1 P0	P
LLLL	L
All other combinations	н

INPUTS	OUTPUT
GO PO Cn	C <sub>n+x</sub>
LXX	н
X L H	н
All other combinations	L

FUNCTION TABLE FOR G OUTPUT

		- 11	NPU	TS			OUTPUT
G3	G2	G1	G0	P3	P2	P1	G
L	X	X	X	X	X	X	L
X	L	X	X	L	X	X	L
X	X	L	X	L	L	X	L
X	X	X	L	L	L	L	L
			oth		c		н

		OUTPUT					
G2	G1	G1 G0 P2 P1	P0	$\overline{\textbf{c}}_n$	C <sub>n+z</sub>		
L	Х	Х	х	Х	X	х	Н
Χ	L	Х	L	Х	X	Х	Н
X	X	1	L	1	X	X	н

XXXLLLH

All other

combinations

FUNCTION TABLE FOR Coats OUTPUT

H = High Level, L = Low Level, X = Irrelevant. Any inputs not shown in a given table are irrelevant with respect to that output.

TWX: 910-338-2376 408) 970-9700 TWX: 910-338-2374



## **Absolute Maximum Ratings**

Supply Voltage, VCC	
Input Voltage	
Storage Temperature Range65°C to +150°C	

## **Operating Conditions**

SYMBOL		PARAMETER			<b>ILITAF</b>	Υ	CO	MMERC	IAL	UNIT
OTHIDOL	201 2	PANAMETER	FI E0 or E0	MIN	NOM	MAX	MIN	NOM	MAX	Olvil
VCC	Supply voltage	il i	P0 P1 P2 or P3	4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air ten	nperature		-55	wol-c	125	0	pagntion	70	°C

## Electrical Characteristics Over operating conditions

SYMBOL	PARAMETER	TEST CONDITI	ONS	MIN TYP	MAX	UNIT
V <sub>IL</sub>	Low-level input voltage			est Load	0.8	V
VIH	High-level input voltage			2	1	V
V <sub>IC</sub>	Input clamp voltage	V <sub>CC</sub> = MIN I <sub>I</sub> = -18mA			-1.2	V
			C <sub>n</sub> input		-2	
			P <sub>3</sub> input		-4	1
IIL	Low-level input current	$V_{CC} = MAX$ $V_{I} = 0.5V$	P <sub>2</sub> input		-6	mA
'IL	Low level input current	· CC	$\overline{P}_0$ , $\overline{P}_1$ , or $\overline{G}_3$ input		-8	1
			G or G <sub>2</sub>		-14	
			G <sub>1</sub> input		-16	
			C <sub>n</sub> input		50	
			P <sub>3</sub> input		100	
ЛН		$V_{CC} = MAX$ $V_{I} = 2.7V$	P <sub>2</sub> input		150	
-11-1	High-level input current	VCC 1017X V = 2.7V	$\overline{P}_0$ , $\overline{P}_1$ , or $\overline{G}_3$ input		200	μΑ
			$\overline{G}_0$ or $\overline{G}_2$	uration	350	D e
			G <sub>1</sub> input		400	
II	Maximum input current	$V_{CC} = MAX$ $V_{I} = 5.5V$			1	mA
VOL	Low-level output voltage	V <sub>CC</sub> = MIN V <sub>IH</sub> = 2V V <sub>IL</sub> = 0.8V I <sub>OL</sub> = 20mA			0.5	V
\/	Liliah laval autaut valtaga	V <sub>CC</sub> = MIN V <sub>IH</sub> = 2V	SN74S182	2.7 3.4		
VOH	High-level output voltage	$V_{IL} = 0.8V$ $I_{OH} = -1mA$	SN54S182	2.5 3.4		V
los	Output short-circuit current *	V <sub>CC</sub> = MAX		-40	-100	mA
<sup>I</sup> CCL	Supply current, all outputs low	V <sub>CC</sub> = MAX See Note 1	SN74S182	69	109	mA
.CCL	cappi, current, an outputs low		SN54S182	69	99	IIIA
ICCH	Supply current, all outputs high	V <sub>CC</sub> = 5V See Note 2		35		mA

<sup>\*</sup>Not more than one output should be shorted at a time and duration of the short-circuit test should not exceed one second.


NOTES: 1. ICCL is measured with all outputs open; inputs \$\overline{G}0\$, \$\overline{G}1\$, and \$\overline{G}2\$ at 4.5 V; and all other inputs grounded.

<sup>2.</sup> ICCH is measured with all outputs open, inputs  $\overline{P}3$  and  $\overline{G}3$  at 4.5 V, and all other inputs grounded.


## Switching Characteristics VCC = 5 V, TA = 25°C

SYMBOL	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TYP	MAX	UNIT
tPLH	Propagation delay, low-to-high	G0, G1, G2, G3,	Cn+x, Cn+y,	4.5	7	ns
tPHL	Propagation delay, high-to-low	P0, P1, P2, or P3	or Cn+z	4.5	7	ns
tPLH	Propagation delay, low-to-high	$\overline{G}0$ , $\overline{G}1$ , $\overline{G}2$ , $\overline{G}3$ ,	G RETERARAS	5	7.5	ns
tPHL	Propagation delay, high-to-low	P1, P2, or P3		7	10.5	ns
tPLH	Propagation delay, low-to-high	P0, P1, P2, or P3	P	4.5	6.5	ons
tPHL	Propagation delay, high-to-low		perature	6.5	10	ns
tPLH	Propagation delay, low-to-high		Cn+x, Cn+y,	6.5	10	ns
tPHL	Propagation delay, high-to-low	— Cn	or Cn+z	7	10.5	ns

#### **Standard Test Load**



## **Die Configuration**



Die Size: 53 x 57 mil

## **High-Speed Schottky Priority Encoders** SN54/74S148 (93S18) SN54/74S348


#### Features/Benefits

- Second-generation-Schottky designs feature VERY High Speed compared to other TTL priority encoders
- Totem-pole outputs on SN54/74S148
- Three-state outputs on SN54/74S348
- SN54/74S148 is speed upgrade for SN54/74148, SN54/74LS148, 9318, 93L18
- SN54/74S348 is speed upgrade for SN54/74LS348
- . Encode 8 data lines to 3-bit binary (octal) code
- · Cascadable in several different ways
- Glitch on GS line in other TTL priority encoders has been designed out
- · Applications include:
  - Interrupt/status scanning
  - Resource allocation in processors/peripherals
  - Normalization in floating-point arithmetic units
  - Bus arbitration
- Maximum Logic Delays:

• Di - Ai	13ns	
• D <sub>i</sub> → GS	15ns	'S148 and 'S348
• D <sub>i</sub> → EO	15ns	
• tZX(Ej to Aj)	18ns	(2242.2.1
• tXZ(Ei to Ai)	15ns	'S348 Only

#### Ordering Information

PART NUMBER	PKG	TEMP	OUTPUTS	POWER
SN54S148	J,F,20,L	Mil	Totem-	had easi
SN74S148	N,J	Com	pole	1-0V 0 900
SN54S348	J,F,20,L	Mil	Three-	00 S
SN74S348	N,J	Com	state	



† Disabled outputs are High for 54/74S148 and Hi-Z for 54/74S348.

## Description

The SN54/74S148 and SN54/74S348 high-speed Schottky TTL priority encoders scan 8 data-input lines, and output a 3-bit binary (that is, "octal") code which is the line number of the highest-priority data input being asserted. To allow expansion by cascading, in some cases without external logic, both devices provide three control signals: El (Enable Input), EO (Enable Output), and GS (Group Select).

When Ei is not being asserted, the code outputs are forced High in the 'S148 and into Hi-Z state in the 'S348. When El is being asserted, these outputs are forced to the line-number code; see "Function Table." Also, when El is being asserted. EO and GS are complementary; EO indicates that no data-input line is being asserted, whereas GS indicates that at least one of them is being asserted.

El and EO may be used to link encoders together in a "daisychained" configuration. Also, in a two-level cascaded configuration, the GS signals from the first-level encoders are the data inputs for the second-level encoder(s); see "Applications."

## Pin Configuration


SN54/74S148 SN54/74S348 (Top View) 16 V<sub>CC</sub> D<sub>4</sub> EO D<sub>5</sub> 15 EO Outputs D<sub>6</sub> 14 GS GS D,  $\overline{D_3}$ 13 D<sub>3</sub> D2 12 D<sub>2</sub> EI Inputs D<sub>1</sub> 11 D<sub>1</sub> A<sub>2</sub> Do 10 D<sub>0</sub> 9 A<sub>0</sub> Output

The line-number-code outputs  $(\overline{A_2}, \overline{A_1}, \overline{A_0})$  are totem-pole in the 'S148 and are three-state in the 'S348. All inputs and outputs of both devices are TTL-compatible. Data inputs present **two** standard 54S/74S normalized loads;  $\overline{EI}$ , however, presents only a half of one such load.

The "Function Table" has been stated in terms of High (H) and Low (L) signal levels rather than in terms of "ones" and "zeroes." The most natural interpretation of the operation of these parts is that **all** signals, outputs as well as inputs, are **assertive-low** — that is, L is identified with "one" and H with "zero." Consequently, the highest-priority data input is named "D7" and the output code it produces when asserted is LLL. In like manner, asserting the input D4 produces the output code LHH if none of the higher-priority data-input lines D7, D6, or D5 is being asserted; and so forth.

It is consistent with this interpretation that an 'S148 outputs a code of HHH either when it is disabled, or when it is enabled but none of its data inputs are being asserted. Under the same circumstances, the code outputs of an 'S348 go into Hi-Z state.

#### **Logic Symbol**



#### **Function Table**

	INPUTS									OL	JTPUT:	S	
EI	0	D 1	D 2	D 3	D 4	D 5	D 6	D 7	A 2	A 1	A 0	GS	EO
Н	X	X	X	X	X	X	X	X	H/Z*	H/Z*	H/Z*	Н	Н
L	Н	Н	Н	Н	Н	Н	Н	Н	H/Z*	H/Z*	H/Z*	Н	L
L	X	X	X	Х	Х	X	Х	L	Lno	en Eax	wells	O'L.b	Н
L	X	X	X	X	Х	Х	L	Н	L	L	Н	L	Н
L	X	X	X	X	Х	L	Н	Н	L	Н	L	L	15Hs
L	X	X	X	X	L	Н	Н	Н	Laig	Hee	ol His	ilubilu	o Ho
L	X	X	X	L	Н	Н	Н	Н	Hea	ed[si ]	renv	L	H
L	X	X	L	Н	Н	Н	Н	Н	Н	L	Н	L	Н
L	X	L	Н	Н	Н	Н	Н	Н	Hei	on Hou	an Late	b bn	Н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н

<sup>\*</sup> NOTE: "H" for 'S148, "Z" for 'S348

## **Absolute Maximum Ratings**

	Operating
Supply voltage V <sub>CC</sub>	
Input voltage	1.5V to 7V
Off-state output voltage	0.5V to 5.5V
Storage temperature range	-65°C to + 150°C

## **Recommended Operating Conditions**

	1901 10 80	MILITARY COMMERCIAL	
SYMBOL	PARAMETER	MIN TYP MAX MIN TYP MAX	UNIT
Vcc	Supply voltage	4.5 5 5.5 4.75 5 5.25	V
ЮН	High level output current	doll-lint white -1 -1	mA
IOL	Low level output current	20 20	mA
TA	Operating free air temperature	-55 +125 0 +75	°C

#### **Electrical Characteristics**

Over Recommended Operating Free Air Temperature Range

SYMBOL	PARAMETER		TEST OF	NDITIONS	MILITA	RY	COMMERCIAL			UNI
STMBUL	PARAMETER		TEST CC	CHOITIONS	MIN TYP	MAX	MIN	TYP	MAX	UNI
VIL	Low-level input voltage	JO	- 85		Low to High	0.8			0.8	V
°V <sub>IH</sub>	High-level input voltage	JP.	02		2 of right		2			V
VIC	Input clamp voltage	.0	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA	Three-state	-1.2			-1.2	V
		El Input	An Ar, or A		ngild of	-0.8			-0.8	
eq <sub>IL</sub> 8	Low-level input current	Any Input Except El	V <sub>CC</sub> = MAX	V <sub>I</sub> = 0.5V	woul of	-3.2			-3.2	mA
TH	High-level input current	P	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.7V	Three-state	50	Propag		50	μΑ
a-11 a	Input current	S . S	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5V	Low to	1	aleb		1	mA
V <sub>OL</sub>	Low-level output voltage	e	$V_{CC} = MIN$ $V_{IH} = 2V$ $V_{IL} = 0.8V$	I <sub>OL</sub> = 20mA	Three-state Three-state Three-state	.5			.5	V
	†AN	9	V <sub>CC</sub> = MIN	(III) and III	wo.l ot				124	
VOH	High-level output voltag	e	V <sub>IH</sub> = 2V V <sub>IL</sub> = 0.8V	I <sub>OH</sub> = -1.0mA	2.5 3.4		2.7	3.4		V
lozL	Off-state output current Low-level voltage applied	('S348 d Only)	V <sub>CC</sub> =MAX V <sub>IL</sub> = 0.8V V <sub>IH</sub> = 2V	V <sub>O</sub> = 0.4V	Turse-state	-50	(A" to ani		-50	μΑ
lozh	Off-state output current High-level voltage applie	('S348 d Only)	V <sub>CC</sub> =MAX V <sub>IL</sub> = 0.8V V <sub>IH</sub> = 2V	V <sub>O</sub> = 2.7V	s bated for one	50	emiobilig	e design	50	μΑ
los	Short-circuit output cur	rent †	V <sub>CC</sub> = MAX		-40	-100	-40		-100	mA
lcc	Supply current	'S148	V <sub>CC</sub> = MAX			115		THE ST	110	mA
.00	See note 1	'S348	· CC WINA			125			120	111/4

NOTE 1:  $I_{CC}$  is measured with inputs  $\overline{D_7}$  and  $\overline{EI}$  Low, other inputs High, and outputs open.

<sup>†</sup> Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.

## SN54/74S148 (93S18) SN54/74S348

#### **Switching Characteristics**

V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C

SYMBOL	PARA	METER	FROM (INPUT)	TO (OUTPUT)	TEST	MIN TYP	MAX	UNIT
t <sub>PLH</sub>		Low to High	$\overline{D_1}$ thru $\overline{D_7}$	$\overline{A_0}$ , $\overline{A_1}$ , or $\overline{A_2}$		9	13	ns
t <sub>PHL</sub>		High to Low	D1 1111 07	70, 71, 01 72		9	13	ns
t <sub>PLH</sub>		Low to High		GS	C <sub>L</sub> = 15pf	40 D941	15	ns
t <sub>PHL</sub>	Propagation	High to Low	$\overline{D_0}$ thru $\overline{D_7}$	RETER	PARAS	11	15	ns
t <sub>PLH</sub>	delay	Low to High	Do una Dy	EO	$R_{l} = 280\Omega$	12	15	ns
t <sub>PHL</sub>	61.8 6.6	High to Low		LO		12	15	ns
t <sub>PLH</sub>	100	Low to High	-	GS	Jeanus tu	6	9	ns
t <sub>PHL</sub>	20	High to Low	EI	Go	it gurrent	6	9	ns
SN54/74S148 ON	ILY						-	-0
<sup>t</sup> PLH		Low to High		ĒΟ		8	12	ns
t <sub>PHL</sub>	Propagation	High to Low	Ē	EO	C <sub>L</sub> = 15pf	8	12	ns
<sup>t</sup> PLH	delay	Low to High	EI		R <sub>L</sub> = 280Ω	10	13	ns
tPHL	and the same of th	High to Low		$\overline{A_0}$ , $\overline{A_1}$ , or $\overline{A_2}$	Agrica AG Tempa	10	13	ns
SN54/74S348 ON	ILY MAN	SYT MIN	SHOT FROM	O TEST CO	N31309	MAS	1126	N STATES A
<sup>t</sup> PLH	8.0	Low to High		EO	C <sub>L</sub> = 15pf	gni level11o.	14	ns
t <sub>PHL</sub>	S.	High to Low		EO	R <sub>L</sub> = 280Ω	ini lasel 11	14	ns
<sup>t</sup> PZH	8.0-	Three-state to High	Am61-=  1	$\overline{A_0}$ , $\overline{A_1}$ , or $\overline{A_2}$	C <sub>L</sub> = 50pf	12	18	ns
Am t <sub>PZL</sub>	9.8-	Three-state to Low	VacEI W	70, 71, 01 72	R <sub>L</sub> = 280Ω	12	18	ns
<sup>t</sup> PHZ	Propagation	High to Three-state	V1 = 2.7V	$\overline{A_0}$ , $\overline{A_1}$ , or $\overline{A_2}$	C <sub>L</sub> = 5pf	ani tavel-ngil-	15	ns
t <sub>PLZ</sub>	delay	Low to Three-state	Vala = <sub>I</sub> V	70, 71, 01 72	R <sub>L</sub> = 280Ω	themus figure	15	ns
t <sub>PZH</sub>	a.	Three-state to High	lou = 20mA	VS = HIV	out voltage	13 ave 13		ns
<sup>t</sup> PZL		Three-state to Low	$\overline{D_0}$ thru $\overline{D_7}^*$	$\overline{A_0}$ , $\overline{A_1}$ , or $\overline{A_2}$	N/A†	13		ns
t <sub>PHZ</sub>	2.7	High to Three-state	Do triru D7"	$\overline{A_0}$ , $\overline{A_1}$ , or $\overline{A_2}$	put voltage	20	1	ns
t <sub>PLZ</sub>		Low to Three-state		A0, A1, Or A2		26		ns

<sup>\*</sup> NOTE: Refer to second line of "Function Table".

<sup>†</sup> NOTE: These values are furnished for the purpose of estimating the logic delays of a combination such as shown in Fig. 1 and 2. They are design guidelines only and are not tested and therefore not guaranteed.

#### **Applications**

The basic logic function performed by these priority encoders is to scan a parallel word of any length for the most-significant Low signal in a field of Highs. Although a single part has only 8 data inputs and hence can only scan a one-byte field, the architecture of these parts supports several different cascading schemes.

The Enable Input  $(\overline{El})$ , when **not** being asserted, forces the code outputs  $(\overline{A_2}, \overline{A_1}, \overline{A_0})$  High in an 'S148 or into Hi-Z (high-impedance) state in an 'S348. Since all input signals and all output signals for these parts are conventionally considered as assertive-low, the effect is to disable the code outputs in the manner appropriate for a totem-pole part ('S148) or a three-state part ('S348). When  $\overline{El}$  is asserted, the code outputs are forced to the code of the highest-priority data inputs being asserted; if no data input is being asserted, the code outputs remain as if the part were not enabled.

Also, when  $\overline{El}$  is being asserted, the  $\overline{EO}$  and  $\overline{GS}$  signals operate as complementary "presence" signals. When the encoder asserts  $\overline{EO}$ , this condition means that none of the data inputs for that encoder are being asserted, and that a lower-priority encoder should therefore be enabled to examine its data inputs. Thus, several encoders may be daisy-chained as in Figures 1 and 2, with  $\overline{EO}$  from the highest-priority encoder controlling  $\overline{El}$  for the next-highest-priority encoder, and so forth. The highest-priority-encoder is always enabled. In such daisy-chain arrangements, code outputs may simply be bussed together if three-state encoders are being used, or combined using external assertive-low "OR" logic. Figure 1 illustrates a three-encoder daisy chain to scan 24 lines; a two-encoder daisy-chain may likewise be used to scan 16 lines. In each of these cases, no other components besides encoders are needed.

A slightly different approach is needed to scan more than 24 lines. Figure 2 shows a 64-line scanner which uses 9 'S348s and no other components. These encoders are on two "levels"; the GS outputs from the first-level encoders are the inputs for the second-level encoder, and indicate when asserted that the corresponding first-level encoders do indeed have inputs being asserted. The bussed first-level-encoder outputs form the least-significant octal digit of the 6-bit line-number code for the highest-priority data-input line being asserted; the outputs of the second-level encoder form the most-significant octal digit

of this result. Figure 3 shows the highest-speed "totally-parallel" approach, which eliminates the potential delay due to daisy-chaining the enable signal through the first-level parts. The El signals for all of the encoders are grounded, and an 8-way 3-bit multiplexer comprised of three 'S151s or three 'S251s is used to select the code outputs of the highest-priority first-level encoder which has any data-input lines being asserted. The address lines of these multiplexers are controlled by the code outputs of the second-level encoder.

Yet another cascading scheme, not shown, uses a single decoder such as an 'S138 instead of three multiplexers. The decoder's address-input lines are controlled by the second-level-encoder outputs as in Figure 3. Its outputs go to the  $\overline{\text{E1}}$  inputs of the first-level encoders, so that **only** the highest-priority first-level encoder which has any data-input lines being asserted gets enabled. The first-level-encoder code outputs are bussed together as in Figure 2. This scheme is not quite as fast as that of Figure 3, but is faster than that of Figure 2 since the daisy-chaining delay is still eliminated.

The scheme of Figure 3 can be implemented with either totempole or three-state parts; the others require three-state parts. Additional schemes are possible. If more than 64 lines must be scanned, more than two levels of encoders can be used. Obviously, also, if only 48 or 56 lines must be scanned, a partially-populated version of one of the 64-bit schemes can do the job.

Although the original system purpose of priority encoders was to scan interrupt lines, they are also ideally suited for highspeed normalization scanning of the result of a floating-point adder/subtracter, in order to determine how many leading zeroes the result contains in order that the normalization shift may be performed in one operation by a "barrel shifter" or "matrix shifter." This result must be in "Negative Absolute Value" form because of the assertive-low behavior of the encoder. (See Monolithic Memories Application note AN-111, "Big, Fast, and Simple - Algorithms, Architecture, and Components for High-End-Superminis," by Ehud Gordon and Chuck Hastings, pages 7-8.) Another important application is "resource control" in computer systems having several semiautonomous active units; for instance, a single encoder followed by a decoder can arbitrate requests on 8 bus-request lines and return a single bus-grant signal on one of 8 bus-grant lines.




Figure 1. 24-Bit Leading-Zeroes Detector or Interrupt Scanner Using 'S348s and No External Components






Figure 2. 64-Bit Leading-Zeroes Detector or Interrupt Scanner Using 'S348s and No External Components




NOTE: Encoders here may be 'S148s or 'S348s; muxes may be 'S151s or 'S251s. If all 64 inputs are High,  $Q_5$ - $Q_3$  are in Hi-Z state, and  $Q_2$ - $Q_0$  are not meaningful.

Figure 3. Totally-Parallel 64-Bit Leading-Zeroes Detector or Interrupt Scanner


#### **Standard Test Loads**






LOAD CIRCUIT FOR BI-STATE TOTEM-POLE OUTPUTS

#### **Test Waveforms**





AGATION DELAT


- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. All diodes are 1N916 or 1N3064.
  - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- D. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
- E. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_{out}$  =  $50\Omega$  and:
- F. When measuring propagation delay times of 3-state outputs, switches S1 and S2 are closed.
- G. V<sub>T</sub>= 1.5V


#### **Die Configurations**

#### SN54/74S148



DIE SIZE 0.081" x 0.070"

#### SN54/74S348



DIE SIZE 0.081" x 0.070"

# Sine (0° to 90°) Look Up Table Using a 1024 X 10 ROM (5/6255 5/6256) 5/6086 5/6087

#### Features/Benefits

- Input angle increments of 90°/1024 = .0879°
- 10 bit binary outputs
- . Low power dissipation. Typically 500 mw
- · Fast access time 100 ns max.
- TTL compatible

#### **Description**

The 5255/6255, 1024 words by 10 bits Read Only Memory has been customized to make a sine  $\theta$  look up table (5086/6086) for  $0^{\circ} \leq \theta < 90^{\circ}$ . The address inputs are used to divide the first 90° quadrant into angles increments of 90°/1024 words or .0879°/ word. The memory outputs should be interpreted as binary weighted fractions where output 1 has a weight of 1/2 or .500,

#### **Ordering Information**

PART NUMBER	PACKAGE	TEMPERATURE
5086/87	J24	Military
6086/87	J24	Commercial

output 2 has a weight of 1/4 or .250, and so on until output 10 which has a weight of 1/1024 or .000976. The 10 bit output code has not been rounded off so that output error will always be positive and less than 1/1024 or .0009765. Round off error, in approximating the ROM input word, must be added or subtracted to the output error. For electrical characteristics and pin out refer to 6255 specifications (in ROM section).

#### Example 1:

Find the sine 45°

Let  $\vec{X}$  = the ROM word where sine 45° is stored

$$\frac{X}{1024 \text{ words}} = \frac{45^{\circ}}{90^{\circ}}$$
  
  $X = \text{ word } 512$ 

Word 511 has the following stored data and interpretation;

Output # 0<sub>1</sub> 0<sub>2</sub> 0<sub>3</sub> 0<sub>4</sub> 0<sub>5</sub> 0<sub>6</sub> 0<sub>7</sub> 0<sub>8</sub> 0<sub>9</sub> 0<sub>10</sub> Stored Data H L H H L H L H L L L (H = TTL HIGH) Binary Weight 
$$\frac{1}{2}$$
  $\frac{1}{4}$   $\frac{1}{8}$   $\frac{1}{16}$   $\frac{1}{32}$   $\frac{1}{64}$   $\frac{1}{128}$   $\frac{1}{256}$   $\frac{1}{512}$   $\frac{1}{1024}$ 

Adding the fractions wherever an "H" appears given.

$$\frac{1}{2} + \frac{1}{8} + \frac{1}{16} + \frac{1}{64} + \frac{1}{256} = .50000 + .12500 + .06250 + .01562 + .00391 = .70507$$

Handbook Value = .70711

Our Error = .70711 - .70703 = .00008

#### Example 2:

Find the sine 210°

This value is in quadrant three, therefore,  $\theta' = 210^{\circ} - 180^{\circ}$  or  $30^{\circ}$ 

Let X = the ROM word where sine 30° is stored 
$$\frac{X}{1024 \text{ words}} = \frac{30^{\circ}}{90^{\circ}}$$

X = word 341.33 (round off to word 341)

Word 341 has the following stored data and interpretation:

Adding the fractions wherever an "H" appears gives 0.49902

The sine 210 $^{\circ}$ , therefore, = -.49902 with the sign generated by external logic. Note that the address 341 to which we rounded off is actually the sine 29.97 $^{\circ}$ .

# Sine (0 10 90 ) LOOK OP Table Using a 1024 X 10 ROM (5/6255 5/6256) 5/6086 5/8087

#### Features/Benefits

- Input angle increments of 90 /1024 = .0879"
  - 10 bit binery outputs
  - Low power dissipation. Typically 500 mw
    - · Fast access time 100 ns max.
      - alditeomos ITT -

#### Description

The S255/6255, 1024 words by 10 bits Read Only Memory has been customized to make a sine  $\theta$  look up table (5086/6086) for  $0^{\circ} \le \theta < 90^{\circ}$ . The address inputs are used to divide the first  $90^{\circ}$  quadrant into angles increments of  $90^{\circ}/1024$  words or .0879°/ word. The memory outputs should be interpreted as bloary weighted fractions where output 1 has a weight of 1/2 or .500.

## Ordering Information

output 2 has a weight of 1/4 or 250, and so on unit output 10 which has a weight of 1/1024 or 200376. The 10 bit output code which has no these nounded ciff so that output error will always be positive and tess than 1/1024 or 2003765. Found off error, in approximating the ROM input word, must be added or subtracted to the output error. For electrical characteristics and pin out refer to 6255 specifications (in ROM section).

elomesGl

Find the sine 45°

Let X = the ROM word where sine 45° is stored.

Word 511 has the following stoned data and interpretation:

viding the fractions wherever an "H" appears given.

$$\frac{1}{2} + \frac{1}{8} + \frac{1}{16} + \frac{1}{64} + \frac{1}{256} = .50000 + .12500 + .01250 + .01562 + .00381 = .7050$$
 and book Value = .70711

Example 2

Find the sine 210°

This value is in quadrant three, therefore, 9" = 210" - 160" or 30".

set 
$$X = \text{the POM word where sine 30° is stored} \frac{X}{1024 \text{ words}} = \frac{30^{\circ}}{90^{\circ}}$$

X = World 341.33 (round off to word 341)

Werd 341 has the following stored data and interpretation:

Adding the fractions wherever an "H" appears gives TU19202

The sine 210°, therefore, = -.46902 with the sign generated by external logic. Note that the address 341 to which we rounded off its actually the sine 29.07°.



Introduction **Military Products Division** PROM ROM **Character Generators** PLETM PAL®/HAL® Circuits HMSI™ **FIFO** Memory Support Series **Arithmetic Elements and Logic** Multipliers/Dividers Interface | **General Information** Package Drawings Representatives/Distributors

## **Multiplier/Divider Selection Guide**

The following selection guides are designed to simplify the choice of the particular function to fit the specific application.

#### Co-Processor Multiplier/Divider with Accumulator

DESCRIPTION	PART NUMBER	MAX MULTIPLICATION TIME/ MAX DIVISIONN TIME	PINS
8 Bits	SN74S508 SN54S508	.8 μs/2.2 μs	24
16 Bits	SN74S516 SN54S516	1.5 μs/3.5 μs	24

## **Cray Multipliers**

DESCRIPTION	PART NUMBER	MAX DELAY	PINS
8x8 Multiplier (latched)	SN74S557	60 ns (X <sub>i</sub> , Y <sub>i</sub> to S <sub>15</sub> )	40
8x8 Multiplier (latched)	SN54S557	60 ns	40
8x8 Multiplier (latched)	SN74S558	60 ns	40
8x8 Multiplier (latched)	SN54S558	60 ns	40

#### Contents

Multipliers/Divide	ers Selection Guide	12-2
Multipliers/Divide	ers Contents	12-2
"Four New Ways	to Go Forth and Multiply"	12-3
SN54/74S508	8 x 8 Multiplier/Divider	12-8
SN54/74S516	16 x 16 Multiplier/Divider	12-21
SN54/74S557	8 x 8 High-Speed Schottky Multipliers	12-37
SN54/74S558	8 x 8 High-Speed Schottky Multipliers	

## **Our Multiplier Population Explosion**

Recently it has seemed as if every time you turned around Monolithic Memories was announcing another new multiplier. Want to catch your breath, and find out where each of these fits into the overall scheme of things? Read on.

Actually, there have been *four* new multipliers in all within the last two years plus two which had already been available for several years. In time order of introduction, these are:

Description A
150-nsec 8x8 Flow-Through Cray Multiplier B
125-nsec 8x8 Flow-Through Cray Multiplier B
8-Bit Bus-Oriented Sequential Multiplier/ Divider
60-nsec 8x8 Flow-Through Cray Multiplier
60-nsec 8x8 Flow-Through Cray Multiplier with Transparent Output Latches
16-Bits Bus-Oriented Sequential Multiplier/ Divider

Notes: A. Times are worst-case times for commercial-temperature-range parts.

B. Obsolete. 54/74S558 replâces these in both new and existing designs.

You will notice that the above parts fall into two categories: 8x8 flow-through Cray multipliers, and bus-oriented sequential multiplier/dividers. Although all of these parts get referred to rather casually as "multipliers," there are major differences between the two general types; see Table 1 below.

#### **The Cray Multipliers**

The essential idea of a Cray multiplier, as originally put together by Seymour Cray in the late 1950s with discrete logic at Control Data Corporation, is to wire up an array of full adders in the form of a binary-arithmetic-multiplication pencil-and-paper example. That is, everywhere that there is a "1" or a "0" in a longhand binary-multiplication example, the Cray type of multiplication uses a full adder. One may visualize a Cray multiplier functionally as a "diamond," as follows:





Figure 1. Pencil-and-Paper Analogy to Cray-Multiplier Operation

	8x8 Flow-Through Cray Multiplier 110 2008	Bus-Oriented Sequential Multiplier/Divider
Role in System	Building-block role — as many as 34 parts used in one super- minicomputer (NORD-500 from Norsk Data¹).	Co-processor role — one, or occasionally two, parts used in one microcomputer <sup>2</sup> .
Internal Operation	Static arithmetic-logic network; multiplies without being clocked <sup>3</sup> using eight bits of the multiplier at a time.	State machine; requires clocking to operate; contains edge- triggered registers; sequenced by a state counter; multiplies using two bits of the multiplier at a time <sup>4</sup> .
External Control	Controlled by several mode-control input signals.	Controlled by sequences of micro-opcodes which come from a microprocessor, a registered PAL, or some other sequential-control device.
Package	40-pin DIP.	24-pin DIP.
Operations Performed	Can only perform multiplication.	Can perform multiplication, division, and multiplication-with-accumulation.
Storage Capabilities	Either no storage capabilities (558 types) or optional storage for the double-length product only (557 types).	Four full-length registers; capable of storing both input operands and the double-length product.
Second Sources	Multiple-sourced (AMD, Fairchild, Monolithic Memories).	Sole-sourced; only bipolar dividers on the market.
Where Used	Initial usage has been in high-end minicomputers, array processors, and signal processors.	Initial usage has been in industrial-control microcomputers, digital moderns, military avionics, CRT graphic systems, video games, and cartographic analysis systems.
Future Prospects	Potential large market today since these parts are now low-cost and multiple-sourced, and should be used in all new minicomputer designs!	Potential huge world-wide market for enhancement of micro- processor, bit-slice processor, and microcomputer capabilities, and for small-scale signal processing!

Table 1. A comparison of the two types of Monolithic Memories Multipliers

technology part, the internal design of the 37/0733 and go Forth and Multiply exploited other speed-freak multiplication techniques such as Booth multiplication4 and Wallace-Tree addition5. All of these techniques achieve increased speed through extensive parallelism, and can be used at the system level as well as within LSI components. Subsequently, process improvements made it possible to offer a faster final-test option, the 57/67558-1, which attained a sales-volume level essentially equal to that of the original part.

About four years ago, AMD paid us the sincere compliment of second-sourcing these parts with the 75-nsec 25S558. Two years ago, we returned the compliment with the 60-nsec 54/74S558. All of these '558 parts, and the 70-nsec 54/74F558 announced by Fairchild, are fully compatible drop-in equivalents except for the variations in logic delay.



ALL OF THESE TECHNIQUES ACHIEVE INCREASED SPEED THROUGH EXTENSIVE PARELLELISM.

When AMD introduced the 25S558, they introduced along with it the 80-nsec 25S557, a "metal option" of the same basic design with "transparent" output latches to hold the double-length product. "Transparent" means that the latches go away when you don't want them there; a latch-control line like that of the 54/74S373 controls whether these output latches store information, or simply behave as output buffers. Anyway, when we introduced our 54/74S558, we followed it within a few weeks with the 60-nsec 54/74S557, which is a much faster drop-in replacement for AMD's part. And subsequently, Fairchild has announced a 70-nsec 54/74F557.

Because AMD's 'S557 has the output latches implemented in TTL technology after the ECL-to-TTL converters. whereas our 'S557 has them implemented in ECL technology before the conversion, the latches operate much faster in ours. Our 'S557 is typically only about a nanosecond slower than our 'S558, whereas the logic-delay difference between AMD's two parts is considerably greater. Consequently, our margin of superiority over AMD for the 'S557 is even greater than for the 'S558

'S557/8 Cray multipliers come in a 40-pin dual-inline package, either ceramic or plastic. The data-bus outputs can sink up to 8 mA I<sub>OL</sub>. Worst-case power-supply current is 280 mA.

Reference 5 discusses technical approaches to using Cray multipliers in high-performance minicomputers. The 'S558, together with PROMs organized in a "Wallace-tree" configuration, can sail right along at the rate of four 56x56 multiplications every microsecond, on the basis of fixed-point arithmetic with no renormalization. (See table 7 on page 16 of reference 5; the multiplication time is 238 nsec for a "division step," which is a fixed-point multiplication, and 319 nsec for a floating-point multiplication where extra time is required

i the least-significant flair of the double-length product; 49 are required if it does.



The "local" architecture of the multiplier section of a digital system can take two rather different forms. A minicomputer<sup>5</sup> which executes an unpredictable mixture of arithmetic and logical instructions one after the other, typically needs to be able to get the complete multiplication over and done with before going on to the next program step-which is probably not another multiplication. An array processor or digital correlator, however, tends to do very regular iterative computations; and the performance of such a system can often be greatly increased by a technique called "pipelining," in which the arithmetic unit consists of stages with registers or latches in between each stage, and partial computational results move from one stage to the next on each clock.

The "flow-through" architecture of the 'S558 works equally well in synchronous or asynchronous pipelined systems, but registers or latches must be provided externally. The 'S557, however, is actually a superset of the 'S558, and the added internal-output-latch feature adapts it particularly well to pipelined systems.



Even a smaller-scale system can make effective use of these parts. To return to the case of 56x56 multiplication, which corresponds to the word-length needed for multiplying mantissas in several popular floating-point-number formats, an iterative clocked scheme using just seven multipliers, some adders, and an accumulator register can form the entire 112-bit double-length product in just seven multiply/add cycles. A number of mid-range minicomputers today multiply in this manner. The multipliers are configured as suggested by the following block diagram:




Figure 2. 8x56 Cray Multiplier In Diamond Representation

There is even an occasional 8-bit or 16-bit microprocessor-based system with a need for *very* fast multiplication, where 'S557/8s may get used as microprocessor peripherals. Digital-video systems, in particular electronic games, with "vector graphic" capabilities are one example.

The world of 'S557/8 applications has turned out to include all sizes of minicomputers, digital video systems, and signal processors—FFT (Fast Fourier Transform) processors, voice recognition equipment, radar systems, digital correlators and filters, electronic seismographs, brain and body scanners, and so forth. And there are many unexpected off-beat applications, such as real-time data-rescaling circuits in instruments, altogether too numerous to list here. After all, an 'S557/8 can multiply two 8-bit numbers together and output their entire 16-bit product in 60 nsec worst-case... less time than it would take a speeding bullet to move the distance equal to the thickness of this piece of paper. How's that for Supermultiplier?

#### The Multiplier/Dividers

The Monolithic Memories 'S516 and 'S508 are state-of-theart TTL-compatible intelligent peripherals for microprocessors, somewhere between arithmetic sequential circuits and specialized bipolar microprocessors. The 'S516 and 'S508 each can perform any of 28 different multiply and multiply-and-accumulate instructions, plus any of 13 different divide instructions, at bipolar speeds under the control of an internal state counter. (See Figure 2 of the 'S516 data sheet.) The state counter's sequence is in turn guided by 3-bit instruction codes which are external inputs to the 'S516/508. The 'S516 computes with 16-bit binary numbers, and the 'S508 computes with 8-bit binary numbers, as the part numbers nonetoo-subtly imply.

A 16-bit bi-directional data bus connects the 'S516 with the outside world for bringing in multipliers, multiplicands, dividends, and divisors; and returning products, quotients and remainders. It also has clock (CK) and run/wait (GO) inputs, and an overflow indication (OVR) output.

The 'S508 has all of the above inputs and outputs also, except that it has only an 8-bit bidirectional data bus. Since it comes in the same 24-pin package as the 'S516, it obviously has eight more pins available for other purposes. Four of these are used to bring out the internal-state-counter value; one each is used for a completion (DONE) status output, an output-enable control (OE) input, and a masterreset (MR) control input; and one is not used at all.

A simple, general interfacing scheme can be used to team a 'S516 with any of the currently popular 16-bit microprocessors, or an 'S508 with any 8-bit microprocessor. (See Figure 7 of the 'S516 data sheet.) With a couple extra interface circuits, an 'S516 can also be interfaced to an 8-bit microprocessor. Particularly if the system software is written in a highly-structured language such as PASCAL or FORTH, an 'S516/508 can be retrofitted into an existing system with a large gain in performance and very little impact on either hardware or software — calls to the previous software-implemented one-step-at-a-time multiply and divide subroutines are simply rerouted to substitute a command from the microprocessor to the 'S516/508 to accept an operand and start its operation sequence.

The 'S516 and 'S508 are in fact two different "metal options" of one basic design; the 'S516 has twice as many data bits in each internal register. The 'S516 and 'S508 both have a worst-case clock rate of 6 MHz (commercial) or 5 MHz (military); the typical rate is 8 MHz. The simplest complete twos-complement 16x16 multiplication instruction can be performed in nine clock cycles by an 'S516, or in five by an 'S508, since 2-bits-at-a-time Booth multiplication is used; thus, the worst-case time required by the 'S516 to multiply in this mode is 1.5 µsec for a commercial part, and for an 'S508 it is 833 nsec. On the same basis, 32/16 division can be done in 21 clock cycles, or 3.5 µsec worst-case, by an 'S516; and 16/8 division can be done in 13 clock cycles, or 2.2 µsec worst-case, by an 'S508.

An 'S516/508 can perform either positive or negative multiplication or multiply-accumulation, and many of the instructions provide for "chaining" of successive computations to eliminate extra operand transfers on the bus; these features further enhance the computational speed of the 'S516/508 in particular applications. Arithmetic can be either integer or fractional with respect to positioning of the results.

An 'S516 can powerfully enhance the capabilities of *any* present-day 16-bit or 8-bit microprocessor in a compute-bound application. In fact, it can be used in any digital system where there is a need to multiply and divide on a bus. An 'S508 can likewise enhance the capabilities of any 8-bit microprocessor.



12-5

The 'S516 comes in an industry-standard 600-mil 24-pin dual-inline package, modified to include an integral aluminum heatsink which does not add appreciably to the package height. It requires only +5V and ground power connections, and draws a worst-case power-supply current of 450mA (commercial) or 500mA (military). Power consumption is greatest at cold temperatures, and decreases substantially as operating temperature increases. The 16 databus inputs require at most 0.25mA input current; the other inputs require at most 1mA. The 16 databus outputs can sink up to 8mA I<sub>OL</sub>. The 'S508 also fits the above description, except that its worst-case power-supply current is 380mA (commercial) or 400mA (military), and it has only 8 databus inputs and outputs.

In describing applications of these parts, it is difficult to know where to start — they can be used in almost any design where a microprocessor can be used, and you know how many places that is today. So, perhaps a good starting point is to see what uses customers have thought up all by themselves. One customer even used *two* 'S516s in "pingpong" mode on a single 16-bit bus! So, rather than merely speculating as to what these parts *might* be good for, here's a list of what Monolithic Memories's customers have already *proven* they are good for:

- Real-time control of heavy machinery
- · Low-cost, high-performance digital modems
- CRT graphics, including video games
- · Military avionics

As it happens, the above are 'S516 applications, except that digital modem designs have been done with both the 'S516 and the 'S508. One of the 'S516 designs is already in production. In each of these applications, the microprocessor could have coped all right with the computational complexity, albeit at its own less-than-tremendous speed, but a 'S516 used together with the microprocessor can provide extra muscle for handling formidable problems.



Competition? Well, since there are no second sources for the 'S516, and no competitor at present has a similar fast part capable of performing division as well as multiplication, right now the 'S516 has no *direct* competition. Indirectly, there are some competing parts which perform *only* multiplication, and would have to perform division by Newton-Raphson iteration to be usable for any application where division is required. However, the 'S516 is (as far as we know) by far the lowest-

priced bipolar 16-bit multiplier, and the other microprocessor peripheral chips which can perform division as well as multiplication are relatively-slow MOS devices. In one case, an 8-bit cascadable CMOS part requires a 50% reduction in clock rate to do 16-bit arithmetic. And considerable numerical-analysis and programming sophistication are required to implement Newton-Raphson division with fixed-point operands. (It's easier with floating-point operands.) In contrast, the 'S516/508 can be easily interfaced to almost any microprocessor using one or two PALs,\* and can perform either multiplication or division on command?

The 'S516 is so much faster than the competing MOS chips that it can even take them on for *floating-point* computations (which some of them are designed to do) and *win*. A conference papers describes the design of an 'S516-based S-100-bus card capable of beating an Intel 8087 2:1 on floating-point arithmetic.

Some competing parts, in particular the AMI 2811 and Nippon Electric µPD7720, include an on-board ROM which must be mask-programmed at the factory, which makes life difficult for small companies (or even larger ones) which are trying to get a microprocessor-based product to market quickly. Also, some competing parts require sequencing by external TTL jellybeans.

And, as for using AMD/TRW 64-pin 16x16 Cray multiplier chips as microprocessor peripherals, these cost much more than the 'S516, occupy about three times the circuit-board space, multiply faster, don't divide at all except by Newton-Raphson iteration, and also require one or two "overhead" microprocessor instructions to interface for a given arithmetic operation. From a system viewpoint, when this overhead time is reckoned with, these chips provide little actual gain in multiply performance over the 'S516 at lots of extra cost, and an actual loss in divide performance: the 'S516 is much more cost-effective overall.

'S516s potentially fit into many, many places in commercial, industrial, and military electronics, particularly into small-scale real-time systems. The part is fast enough to enhance the performance of the 16-bit Motorola 68000, Zilog Z8000, and Intel 8086, as well as that of *any* 8-bit microprocessor. It is also fast enough to considerably improve the multiplication and division performance of 16-bit 2901-based "bit-slice" bipolar microcomputers, which are often used as processors in desktop graphics CRT terminals.


It is worth bringing the 'S516 to the attention of *any* designer who is developing:

- · A personal computer or small business computer.
- A word processor, or a more grandiose "office automation system."
- · A cruise missile, or any other "smart weapon."
- A digital modem.
- A small-scale speech-processing system. (These are very multiplication-intensive. We have one magazine article on the 'S516 in such an application?)
- A smart instrument, which does data conversion.
- An industrial control system, particularly one which must do many coordinate transformations.
- · An all-digital studio-quality high-fidelity system.
- A cost-reduced computerized medical scanning system.
- A multimicroprocessor system for scientific computations.<sup>10</sup>

If an 'S516/508 is introduced into a system configured around an older microprocessor as a "co-processor" or

helpmate for the microprocessor, and the application is arithmetic-intensive, the end effect can be a major upgrading of performance at the system level. <sup>2.7</sup> Consequently, a major reason for designing these parts in is *microprocessor life-cycle enhancement*. In particular, many MOS microprocessors have single-length and double-length add and subtract instructions: but either they have no multiply or divide instructions at all, or else they perform their multiply and divide instructions so slowly as to jeopardize the ability of the entire system to handle its computing load in real time.

So picture, if you will, the entrepreneur or chief engineer of a firm making a successful microprocessor-based widget which has been on the market for a few months, which uses an older 8-bit microprocessor such as a 6800 or 8085 or Z80. Just when his/her sales are really taking off, here comes a new start-up competitor with a similar system, using a Motorola 68000, with added features and faster performance made possible by the 68000's 16-bit word length and multiply/divide capabilities. The 'S516 can, in this instance, serve as a "great equalizer"-it can be retrofitted into the older system as previously described, and provides even higher-speed multiplication and division than the 68000. (Enough so, actually, that there are designers using the 'S516 with the 68000.) Thus, the 'S516 can dramatically extend the life cycle of existing microcomputer systems based on microprocessors which either don't have multiplication and division instructions, or perform these operations relatively slowly.



"... THE S516 CAN DRAMATICALLY EXTEND THE LIFE CYCLE OF EXISTING MICROCOMPUTER SYSTEMS BASED ON MICROPROCESSORS WHICH EITHER PON'T HAVE MULTIPLICATION AND DIVISION INSTRUCTIONS, OR PERFORM THESE OPERATIONS RELATIVELY SLOWLY..."

'S508s are somewhat easier to control from a logic-design viewpoint than 'S516s, purely because they have more control inputs and outputs. However, the shorter 'S508 word length makes the part naturally fit into smaller-scale systems than those which might use an 'S516. Essentially, the 'S508 is optimized for small-scale systems.

Now that you know what these parts are, can't you think of at least half a dozen prime uses for them right in your own back yard?

# References (all available from Monolithic Memories)

- "Combinatorial Floating Point Processor as an Integral Part of the Computer," Tor Undheim, Electro/80 Professional Program Session Record, Session 14 reprint, paper 14/1.
- "SN54/74S516 Co-Processor Supercharges 68000 arithmetic," Richard Wm. Blasco, Vincent Coli, Chuck Hastings and Suneel Rajpal, Monolithic Memories Application Note AN-114.
- "How to Design Superspeed Cray Multipliers with 558s," Chuck Hastings, included within the SN54/74S557/8 data sheet.
- "Doing Your Own Thing in High-Speed Digital Arithmetic," Chuck Hastings, Monolithic Memories Conference Proceedings reprint CP-102.
- "Big, Fast, and Simple Algorithms, Architecture, and Components for High-End Superminis," Ehud Gordon and Chuck Hastings, Monolithic Memories Application Note AN-111.
- "An 8x8 Multiplier and 8-bit μp Perform 16x16 Bit Multiplication," Shai Mor, EDN November 5, 1979. Monolithic Memories Article Reprint AR-109.
- "The Design and Application of a High-Speed Multiply/ Divide Board for the STD Bus," Michael Linse, Gary Oliver, Kirk Bailey, and Michael Alan Baxter, Monolithic Memories Application Note AN-115.
- "Minimum Chip-Count Number Cruncher Uses Bipolar Co-Processor," C. Hastings, E. Gordon, and R. Blasco. Monolithic Memories Conference Proceedings reprint CP-109.
- "Medium-speed Multipliers Trim Cost, Shrink Band-width in Speed Transmission," Shlomo Waser and Allen Peterson, Electronic Design, February 1, 1979; pages 58-65. Monolithic Memories Article Reprint AR-107.
- "A Synchronous Multi-Microprocessor System for Implementing Digital Signal Processing Algorithms," T.P. Barnwell,
   III and C.J.M. Hodges, Southcon/82 Professional Program Session Record, Session 21 reprint, paper 21/4.

#### Features/Benefits

- · Co-processor for enhancing the arithmetic speed of all present 8-bit microprocessors
- Bus-oriented organization
- 24-pin package
- 8/8 or 16/8 division in less than 2.2 μsec
- 8x8 multiplication in less than .8 μsec
- 28 different multiplication instructions such as "fractional multiply and accumulate"
- 13 different divide instructions
- Self-contained and microprogrammable

#### Description

The SN54/74S508 ('S508) is a bus-organized 8x8 Multiplier/ Divider. The device provides both multiplication and division of 2s-complement 8-bit numbers at high speed. There are 28 different multiply options, including: positive and negative multiply, positive and negative accumulation, multiplication by a constant, and both single-length and double-length addition in conjunction with multiplication. 13 different divide options allow single-length or double-length division, division of a previouslygenerated result, division by a constant, and continued division of a remainder or quotient.

The 'S508 is a time-sequenced device requiring a single clock. It loads operands from, and presents results to, a bidirectional 8bit bus. Loading of the operands, reading of the results, and sequential control of the device is performed by a 3-bit instruction field.


The 'S508 has the additional feature that operands and results can be either integers or fractions; when it deals with fractions, automatic scaling occurs. Results can be rounded if required, and an Overflow output indicates whenever a result is outside the normally-accepted number range.

For a simple multiplication of two operands and reading of the double-length result, the device takes five clock periods — one for initialization, and four for the actual multiplication. A typical clock period is 125 ns, which gives a multiplication time of 500 ns typical for 8x8 multiplication, plus 125 ns additionally for initialization, or 625 ns in all. More complex multiplications will take additional clock periods for loading the additional oper-; ands. A simple division operation requires 8 + 4 = 12 clock periods for a typical time of 1.5 µs (16 bits/8 bits), also plus 125 ns for initialization, or 1.625  $\mu$ s in all.

#### **Ordering Information**

PART NUMBER	PACKAGE	TEMPERATURE
SN54S508	D24	Military
SN74S508	D24	Commercial

#### **Logic Symbol**



## Pin Configuration





	TRUCTION			OPERATION	CLOCK						
	ARITHMETIC OPERATIONS										
			0	X1 · Y	5						
			1	-X1 · Y	5						
			2	$X1 \cdot Y + K_Z, K_W$	5						
			3	$-X1 \cdot Y + K_z, K_w$	5						
			4	$K_z, K_w/X1$	13						
		5/6	0	X·Y	6						
		5/6	1	-X · Y	6						
		5/6	2	$X \cdot Y + K_Z, K_W$	6						
		5/6	3	$-X \cdot Y + K_Z, K_W$	6						
		5/6	4	K <sub>w</sub> /X	14						
		5/6	5	K <sub>z</sub> /X	14						
	5/6	6	0	$X \cdot Y + Z$	7						
	5/6	6	1	$-X \cdot Y + Z$	7						
	5/6	6	2	$X \cdot Y + K_Z \cdot 2^{-8}$	7						
	5/6	6	3	$-X \cdot Y + K_Z \cdot 2^{-8}$	7						
	5/6	6	4	Z, W/X a SMITHATE MOIT	15						
	5/6	6	5	Z/X	15						
5/6	6	6	0	X·Y+Z, W	8						
5/6	6	6	1	-X · Y + Z, W	8						
5/6	6	6	2	X·Y+W <sub>sign</sub>	8						
5/6	6	6	3	-X · Y + W <sub>sign</sub>	8						
5/6	6	6	4	W/X	16						
5/6	6	6	5	W <sub>sign</sub> /X	16						
5/6	6	6	6	(See Note 9 below)	-						
5/6	5/6	6		Load X, Load Z, Load W, Clear Z	3 10						
90/1X	SIGNI	NOT.	1	READING OPERATIONS	or or bis						
			7	Read Z	ent eno						
		7	7	Read Z, W	2						
				Read Z, W, Z and to allow and to	3						
7	7		1000 P	Read Z, W, Z, W							
		5	7	Round, then Read Z	2						
	5	7	7	Round, then Read Z, W							

#### NOTES:

- X,Y are input multiplier and multiplicand.
- X1 is the previous contents of the first rank of the X register, (either the old X or a new X).
- 3. Fractional or integer arithmetic is specified by having the next-to-the-last operand loaded using a 5 or 6 instruction respectively. All rows beginning with "5/6" in effect represent two instructions. 5 does fractional arithmetic and 6 does integer arithmetic.
- Z, W is a double-precision number. Z is the most significant half. Z, W represents addend upon input, and product (or accumulated sum) after multiplication.
- K<sub>Z</sub>, K<sub>W</sub> represents previous accumulator contents. K<sub>Z</sub> is the most-significant half.
- 6. W<sub>sign</sub> is a single-length signed number, with sign extension.
- 7. Maximum clock cycle = 167 ns for a 6-MHz clock.
- If n instruction codes are shown at the left under "instruction sequences," the number of clock cycles at the right is n+4 for multiplication and n+12 for division.
- 9. The code "5/6 6 6 6" represents an incomplete operation since it leaves the "S508 in state 1 rather than in state 0, 8, or 10

Figure 1 'S508 Instruction Set (Partial List)

	SUMMARY OF SIGNALS/PINS
B <sub>7</sub> -B <sub>0</sub>	Bidirectional data bus inputs/outputs
12-10	Instruction (sequential control) input
A, B, C, D	Internal-state-counter outputs
CK	Clock pulse input
GO	Chip activation input
OE	Output enable input
MR	Master reset input
OVR	Arithmetic overflow output
DONE	Arithmetic-operation completion output


#### **Description** (continued)

The 'S508 device uses standard low-power Schottky technology, requires a single +5V power supply, and is fully TTL compatible. Bus inputs require at most 250  $\mu \rm A$  input current, and control and clock inputs require at most 1 mA input current. Bus outputs are three-state, and are capable of sinking 8 mA at the low logic level. The 'S508 is available in both commercial-temperature and military-temperature ranges, in a 600-mil 24-pin dual-in-line ceramic package.

## **Device Operation**

The 'S508 contains four 8-bit working registers. Y is the multiplier register; X is the multiplicand and divisor register; W is the least-significant half of a double-length accumulator, and holds the least-significant half of the product after a multiplication operation, or the remainder after a division operation; and Z is the most-significant half of this same accumulator. In addition to these registers, there is a high-speed arithmetic unit which performs addition, subtraction, and shifting steps in order to accomplish the various arithmetic operations; a loading sequencer; and a PLA control network.

Operands are loaded into the working registers in time sequence at each clock period, under the control of this sequencer. The chip-activation signal GO must be LOW in order to begin the loading process and continue to the next step in the loading operation. If GO is continually held HIGH, the 'S508 remains in a wait state with its outputs held in their high-impedance states, so that the other devices attached to the bus may drive it. In this condition, the 'S508 does not respond to any codes on its instruction inputs; in effect, it does not "wake up" until GO goes LOW. Also, GO may change only when the clock input CK is HIGH. After all of the operands are loaded, the 'S508 jumps to the multiply routine, or to the divide routine, and performs the required operations as indicated in Figure 1. After 5 clock periods for a simple multiply or 13 clock periods for a simple divide, for example, the device is ready to place the result on the bus in time sequence.



#### KEY: al Y anatalog polytow ties such aniana 8033 of T

The numbers inside the circles indicate the *state* of the 'S508 multiplier/divider. These states are represented by a four-bit state counter, where A is the least-significant bit of this state counter and D is the most-significant bit. These four bits are available externally on the 'S508.

The next state of the 'S508 is a function of the present state and the instruction lines. For example if the 'S508 is at state 0 and the instruction is 0, 1, 2, or 3, then the next state is state 4 (multiply instruction); if the instruction is 4, the next state is state 5 (divide instruction); and so forth. The instructions which take the 'S508

from one state to another are indicated by the numbers written next to the state-transition path lines. "0123," for instance, implies that *any* of instructions 0, 1, 2, or 3 will take the 'S508 along the path marked "0123."

"X" next to a path implies that the path will be followed regardless of the value of the instruction inputs at that time. In other words, for the purpose of state transitions, X means "don't care." There are cases, however, where the particular instruction used may affect when the contents of the registers are available on the bus — see Figures 9 and 10 for contrasting examples of how this effect operates.

and regard of table of WOLL and the Figure 2 Transition Diagram for the 'S508 Multiplier/Divider

Three instruction inputs I<sub>2</sub>, I<sub>1</sub>, I<sub>0</sub>, which may change only when the clock input CK is HIGH, select the required function and drive the sequencer from state to state. Thus, the action of the multiplier/divider at any clock period is a function of the machine state and the state of the control inputs. Figure 2 shows the multiply/divide state table, and all possible operations. After a Read or Round operation, the machine is driven back to state 0, and a new sequence of arithmetic operations is assumed. If a chain operation is being performed, such as accumulation of products, state 0 is bypassed, and loading of an operand or jumping to the next arithmetic operation occurs at the end of the

previous arithmetic operation — at state 8 for a multiplication instruction, or at state 10 for a division instruction.

Register X is a dual-rank register, which allows the loading of an operand X during the multiplication or division process. If the machine enters the loading sequence and a new X operand has not been loaded, then the machine proceeds with the previously-loaded X, denoted in this text as "X1." This loading-while-processing capability allows a cycle to be saved during "chained" calculations, and also allows multiplication and division by a constant. (See Figure 13). (continued next page)

Figures 3 and 4 show the codes and durations for the 41 different possible arithmetic operations. These operations can be concatenated in strings to perform complicated 2s-com-

plement arithmetic operations at high-speed. Rounding and reading of results can be performed after any operation. Figure 5 is a block diagram of the 'S508 8x8 Multiplier/Divider.

(continued page after next)

OPERATION		1	- 0	1 2	4	O C	-	1014	1 0
OPERATION	110,0005		2	3	4	5	6	7	8
X1 · Y	INS CODE	0	ML	JLTIPL	Y		3000		
	BUS	BCYVI	0-1	W	-		St		
-X1 · Y	INS CODE	1	MI	JLTIPL	Y				
	BUS	ECY/	o I			X	St		
X1 • Y + K <sub>Z</sub> , K <sub>W</sub>	INS CODE	2			0.				
X1 1 1 1 Z, NVV	BUS 30	VOY	MU	JLTIPL	Υ.		2000		
V. V. IV. IV	INS CODE	3		.0	· ·	5/6			
$-X1 \cdot Y + K_Z, K_W$	BUS 30	VOY	MU	JLTIPL	Υ	X			
	INS CODE	5/6	0	-	-	170900	21	-	
Χ·Υ	ether of SUS	X	Y	MU	ILTIP	LY		alioiver	
	INS CODE	5/6	1	anomely	HUDE	S Hide	of 5 delay	noisiv	
-X · Y	in ametrico are BUS in becile	a likelianing	Υ	MU	ILTIP	LY		Singles	
openively. All rows beginning with "5"	INS CODE		2	want yet b	sections	o is st	ismithe.	18 patril Y	
V . V + K - K	antins regeln, seobBUS. To end br		s lay	MU	ILTIP	LY	o instru		
	INS CODE	5/6	3						
-X · Y + K <sub>Z</sub> , K <sub>W</sub> 8088 n	BUS	X	Y	Y MULTIPLY					
	INS CODE								
$X \cdot Y + Z$	BUS	X	Z	Y	MULTIPLY				
1.1	INS CODE	5/6	6	1					
-X · Y + Z	W BUS	X	Z	Υ	I MULTIPLY				
V V V 0-8	INS CODE	5/6	6	2					
$X \cdot Y + K_z \cdot 2^{-8}$	BUS	X	_	Y	I MIII TIPI V				
XUM YEHRS A XUM	INS CODE	5/6	6	3					
$-X \cdot Y + K_Z \cdot 2^{-8}$	BUS	×	_	Υ	MI	ULTI	PLY		
	INS CODE	5/6	6	6	0				
$X \cdot Y + Z, W$	BUS	X	Z	W	Y	N	JULTIP	LY	
VIEWINI TO THE TOTAL TOT	INS CODE	5/6	6	6	38 ¥			-тха	
-X · Y + Z, W	BUS	X	Z	W	Υ	1	JULTIP	LY	
	INS CODE	5/6	6	6	2				
X · Y + W <sub>sign</sub>	BUS	X	_	W	Υ	٨	JULTIP	LY	
	INS CODE	5/6	6	6	3				
-X · Y + W <sub>sign</sub>	BUS BUS	X		W	Y	N	JULTIP	LY	

12

NOTES: 1) X1 is the previous contents of the first rank of the X register (either old X or a new X).

3) W<sub>sign</sub> is a single-length signed number, with sign-extension as needed.

Figure 3 Multiplication Codes and Times for 8x8 Multiplication in the 'S508

K<sub>Z</sub> · 2<sup>-8</sup> is a single-length signed number comprising the most-significant half of the previous double-length product and here gets added in at the least-significant end of the new result.

<sup>4)</sup> Fractional or integer arithmetic is specified by having the next-to-last operand loaded using a 5 or 6 instruction respectively. All rows beginning with "5/6" in effect represent two instructions. 5 does fractional arithmetic and 6 does integer arithmetic.

								15.0	TIME	-SLO	Stude	bns a	eben e	arif we	nde là	Bas	E ar
OPERATION	ormed after a	101 6	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
K <sub>Z</sub> , K <sub>W</sub> /X <sub>1</sub>	INS CODE BUS	4	DIV	IDE	5 18 8	enug)-		-mex	Has b	elicalk	тоо	mioh	od od	1	ni t	enste	son
K <sub>W</sub> /X	INS CODE BUS	5/6 X	4	DIV	IDE										1		
K <sub>Z</sub> /X	INS CODE BUS	5/6 X	5	DIV	IDE	F		2000	200			И	OFFA	OPER	1		
Z, W/X	INS CODE BUS	5/6 X	6 Z	4 W	DIV	/IDE		US COOK							Υ	1 1	
Z/X	INS CODE BUS	5/6 X	6 Z	5	DIV	/IDE		au cons	8						Y - 1	1	
W/X	INS CODE BUS	5/6 X	6	6 W	4	DIV	100	su					V	Kz, Kį	+ Y +	rx.	1
W <sub>sign</sub> /X	INS CODE BUS	5/6 X	6	6 W	5	DIV	IDE	Sn	B				W	KZ K	Y - 1	X-	1

NOTES: 1) X1 is the previous contents of the first rank of the X register (either old X or a new X).

- 2) Fractional division divides a 16-bit 2s-complement number in 1 clock period less than integer division.
- 3) W<sub>sign</sub> is a single-length signed number, with sign-extension as needed.
- 4) Division operation  $W_{sign}/X$  requires that the Z register be initialized with all-zero contents at the time Z is loaded.
- 5) Fractional or integer arithmetic is specified by having the operand loaded using a 5 or 6 instruction respectively. All rows beginning with "5/6" in effect represent two instructions, one of which does fractional arithmetic and one of which does integer arithmetic.

BUS SHIFT MUX SHIFT MUX INSTRUCTION NEXT-X REGISTER STATE Y REGISTER Z REGISTER W REGISTER GENERATION TO SHIFT MUX то SHIFT MUX CONTROLS STATE CLOCK 8-BIT HIGH-SPEED ALU COUNTER DECODE DONE STATE TO OVERFLOW BIDIRECTIONAL SHIFT COUNTER

Figure 4 Division Codes and Time for 16/8 Division in 'S508

Figure 5 Internal Architecture of the 'S508

MUX

#### Multiplication

The 'S508 provides 2s-complement 8-bit multiplication, and can also accumulate previously-generated double-length products. No time penalty is incurred for accumulation, since the machine accumulates while the multiplication operation is proceeding. In addition to accumulation, the device can add into a product either a single-length or a double-length number. It can also use a previously-loaded operand as a constant, so that constant multiplication and accumulation is possible.

One key feature is the ability to perform both positive multiplications and negative multiplications, again without any speed penalty. This feature allows complex-arithmetic multiplications to be programmed with very little overhead. Another important feature is the ability to work with either fractions or integers.

#### Division

The 'S508 also provides a range of division operations. A double-length number in Z,W is divided by X; the result Q is stored in Z, and the remainder R in W. Again all numbers are in the 2s-complement number representation, with the most significant bit of an operand (whether single-length or double-length) having a negative weight. In order to facilitate repeated division, with the multiple-length quotient always keeping the same sign, the remainder is always the same sign as the dividend. Fractional or integer operation is possible, and division and multiplication operations can be concatenated. For example, the operations (AxB)/C,(A+B)/C can easily be performed. The dividend can be any previously-generated result — product, quotient, or remainder; or it may be a double-length or single-length signed operand.

## **Reading Results**

The result of an arithmetic operation, or of a string of operations, can be read onto the 8-bit bus if the machine is at the end of an operation or at the start of a new sequence. The read operation requires that the  $\overline{GO}$  signal be held LOW so that the information is read out onto the bidirectional bus, when code 7 is specified. (See Figure 6.) Since there is a double-length accumulator Z,W, reading can take two cycles. First, register Z is read. After another clock has been received, if code 7 is still present, the least-significant half of the product from the W register is placed on the bus, or likewise the remainder if a division operation had been performed.

If the 'S508 is instructed to perform a read operation during the loading sequence, then the sequence is broken and the machine is forced back to state 0 ready to start the sequence again. Continual read operations at state 0 just swap the contents of register Z and W.

The 'S508 has a direct master reset input  $\overline{\text{MR}}$ . Alternatively, initialization of the 'S508 can also easily be performed by continually presenting instruction code 7, which after a maximum of 13 clock periods forces the machine back to state 0.

#### **Integer and Fractional Arithmetic**

The 'S508 can work with either fractional or integer number representations. When working with integers, all numbers are scaled from the least-significant end and the least-significant bit is assumed to have a weight of  $2^0$ . For integer multiplication, accumulation, and division, all numbers are scaled from this least-significant weight, and results are correct if interpreted in this manner. The double-length register Z,W can therefore hold numbers in the range  $-2^{15}$  to  $+2^{15}-1$ ; the operands X and Y, and single-length results, are in the range  $-2^7$  to  $+2^7-1$ .

When working with fractions, the machine automatically performs scaling so that input operands and results have a consistent format. All numbers in the fractional representation are scaled from the most significant end, which has a weight of  $-2^0$  (negative). The binary point is one place to the right of this most-significant bit, so that the next bit has a weight of  $2^{-1}$ . The double-length register Z,W therefore holds numbers in the range -1 to  $+1-2^{-15}$  and the operands X and Y and single-length results are in the range -1 to  $+1-2^7$ . Since automatic scaling occurs, the product of two numbers always has the least-significant bit as a 0, unless an accumulation is performed with the least-significant bit being a 1.

During a chain operation with the partial results not being read onto the bus, the 'S508 will stay in either the fractional or integer mode. At the start of a sequence of operations, fractional or integer operation is designated by loading operands using instruction code 5 or instruction code 6 respectively.

Mixed fractional and integer arithmetic is also possible, by redefining the weight of the least-significant or most-significant bits. However, care must be exercised, due to the automatic scaling feature, when fractional arithmetic is programmed.

## Rounding

Rounding can be performed on the result of a multiplication or division. Generally rounding would only be called out during fractional operation, but nothing in the 'S508 precludes forming a rounded result during integer arithmetic.

Rounding for multiplication provides the best single-length most-significant half of the product. Rounding occurs at the end of a multiplication, and is performed instead of a Load or Read operation when a code 5 is specified, instead of a code 7, to get from state 8 or state 10 back to state 0. (See Figure 2; also, note that this mode of operation precludes "stealing" a cycle according to the method illustrated in Figure 9.) The 'S508 looks at the most-significant bit of the least-significant half of the product  $W_{7}$ , and adds 1 to the most-significant half of the product at the least-significant end if  $W_{7}$  is a 1. After the operation, the 'S508 is in state 0, so that the rounded product can be read, and the W register is clear.

Rounding for division is performed by forcing the least-significant bit of the quotient in Z to a 1 unless the division is exact (remainder is zero). This method of rounding causes a slightly higher variance in the result than having an additional iterative division operation, but is considerably easier to perform. Again, after rounding the 'S508 goes to state 0, so that a read operation can be performed, and the W register is clear.

#### Overflow

The 'S508 has an overflow output OVR which is cleared prior to each operation, and is set during an operation if the product or quotient goes outside the normally-accepted range.

For multiplication, overflow can only occur if the most negative number in the operand range is used: (-1)x(-1)=+1, which cannot be held in the 'S508's internal registers. Overflow can more easily occur during either positive or negative accumulation of products. For fractional arithmetic, if the product or accumulation goes outside the range of -1 to  $+1-2^{-15}$ , then the overflow flipflop will be set.

Overflow may also occur during division if the quotient goes outside the generally-accepted number range of –1 to +1–2<sup>-7</sup> during fractional operation. This would occur if the divisor is less than the dividend, or equal to the dividend if a positive quotient is being generated. For integer arithmetic the numbers must be scaled by  $2^7$ .




Figure 6 '\$508 Internal Circuitry of "GO" Line and Three-State-Enable.

During the states 0, 1, 2, 3, 8, 10, 11, the "GO" line  $(\overline{GO})$  is logic HIGH then the machine will be in a wait state until  $\overline{GO}$  goes to logic LOW.




Figure 7 Interfacing the 'S508 to an 8-bit Microprocessor

Figure 7 shows the block diagram of a minimum 8-bit microprocessor system with its arithmetic capabilities enhanced by the use of a 'S508 8x8 multiplier/divider. The relatively small number of instruction lines (only 3) of the 'S508 provides a unique way to control the multiplier/divider. As may be seen from Figure 7, these three instruction lines are assigned to the three leastsignificant bits (LSBs) of the address bus, while the remaining address bits are decoded by a Programmable Array Logic (PAL®) circuit to determine when the multiplier/divider is selected. For example, suppose the 'S508 is assigned address 100; then any address in the range of 100-107 will enable the 'S508 (i.e., the  $\overline{GO}$  line is LOW). Thus, if the address is 100 the 'S508 instruction is 0; if the address is 106 the 'S508 instruction is 6; and so forth.

## Absolute Maximum Ratings Avail 1897

Supply Voltage, V <sub>CC</sub>
Input Voltage
Off-state output voltage
Storage temperature

## **Operating Conditions**

SYMBOL	PARAMETER	FIGURE	MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT
VCC	Supply voltage		4.5 5 5.5	4.75 5 5.25	V
TA	Operating free-air temperature		-55 125†	0 75	°C
fMAX	Clock frequency	8	5	6	MHz
tCWP	Positive clock pulse width	8	90	70	ns
tCWN	Negative clock pulse width	8	60	50	ns
t <sub>BS</sub>	Bus setup time for inputting data *	8	60	50	ns
t <sub>BH</sub> .	Bus hold time for inputting data *	8 1000	45 arest (A) most	35	ns
tINSS	Instruction, GO setup time	8	101 see) <sub>2</sub> V Č	10	ns
<sup>t</sup> INSH	Instruction, GO hold time	8	20	20	ns

<sup>\*</sup>During operations when the bus is being used to input data.

#### **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
VIL	Low-level input voltage					0.8	V
VIH	High-level input voltage			2	4		V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN I <sub>I</sub> = -18mA		West I	1	-1.5	V
IIL	Low-level input current	V - MAY V - 0.5V	B <sub>7</sub> -B <sub>0</sub>		R	-250	μΑ
		$V_{CC} = MAX  V_{I} = 0.5V$	All other inputs			-1	mA
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> = MAX V <sub>I</sub> = 2.4V	Talma .	W		250	μΑ
1	Maximum input current	V <sub>CC</sub> = MAX V <sub>I</sub> = 5.5V	IO NISHM CONT.	A		(BTOIA)	mA
VOL	Low-level output voltage	V <sub>CC</sub> = MIN I <sub>OL</sub> = 8mA	William Helphania Danie	-	0.3	0.5	V
Vон	High-level output voltage	V <sub>CC</sub> = MIN I <sub>OH</sub> = -2mA	/	2.4	-		V
los	Output short-circuit current*	V <sub>CC</sub> = MAX V <sub>O</sub> = 0V		-10		-90	mA
Icc	Supply current	V - MAY	SN54S508		300	400	- A
		V <sub>CC</sub> = MAX	SN74S508		300	mA	

## **Switching Characteristics**

Over Operating Conditions

SYMBOL	PARAMETER  Bus output delay for outputting data*		FIGURE	MIN	TYP	MAX	MIN	MERC	MAX	UNIT
t <sub>BO</sub>			8		70	120		70	95	ns
t <sub>PXZ</sub>		From I <sub>2</sub> -I <sub>0</sub> to bus			40	70		40	65	
		From OE, GO to bus			20	50		20	40	ns
<sup>t</sup> PZX	Output enable delay  From I <sub>2</sub> -I <sub>0</sub> to bus  From OE, GO to bus	From I <sub>2</sub> -I <sub>0</sub> to bus			45	90		45	80	
				25	55		25	45	ns	
tovr	Overflow output delay from CK		8	ugin si	70	120	Areno II	70	95	ns
tDN	Done output delay		8		30	90		30	70	ns

<sup>\*</sup>During operations when the bus is being used to output data.

<sup>†</sup>Case temperature.


#### **AC Test Conditions**

Inputs 0VLOW, 3VHIGH. Rise and fall time 1-3ns from 1V to 2V. Measurements made from 1.5VIN to 1.5VOUT, except Tpxz measured by a delta in the outputs of 0.5V from  $V_{OL}$  or  $V_{OH}$  respectively.


#### **Timing**

Timing waveforms are shown in Figure 8. Specific instruction timing examples are shown in Figures 9 through 13.


# Load Test Circuit




# Test Waveforms



\*At diode; see "Test Circuit" figure below.






NOTES: Register Z is read at the same time that the "done" signal is set. If the instruction remains at code 7 after time-slot 7, the contents of registers Z and W are swapped each cycle.

# "Any code" means code 0 through 7. However code 6 will load a new value of X, and code 7 will cause the 'S508 to attempt to drive the data bus.

Figure 9 Instruction Timing Example #1: Load X, Load Y, Multiply, Read W. by presenting code 7 on the instruction lines during the last multiply cycle (state 8), the results may be read during time slots 6 and 7.




NOTES: The instruction lines may be changed only when CK is high.

#"Any code" means code 0 through code 7.

Code 6 may be used here since a new X enplicitly gets loaded for the next multiply operation. However, code 7 will cause the 'S508 to attempt to drive the data bus.

Figure 10 Instruction Timing Example #2: Repeat: "Load X, Load Y, Multiply, Read Z, Read W".

12



NOTE: If code 7 is given (instead of code 0 through 6), the first data that is read from the bus after the DONE signal is set (time-slot 7) is W and not Z. However, Z is read at time-slot 8. #"Any code" means code 0 through code 7.

Figure 11 Instruction Timing Example #3: Load X, Load Y, Multiply, Read Z, Read W.

This timing diagram corresponds to Table 1. Only after the "Done" signal is set (after four clock pulses of the operation cycles), the result is read — Z during time-slot 7, and W during time-slot 8.





Figure 12 Instruction Timing Example #4: Load X, Load Y, Multiply, Wait, Read Z, Read W.



NOTES: This sequence of operations is suitable for use when reading is to be done only at the very end of the operation sequence. The new X value is loaded during the time that the previous multiplication is being performed. See Programming Example #3 for N

#"Any code" means code 0 through code 7.

\*Code 6 allows loading of a new X value in state 12 and it takes the 'S508 to state 8. In state 8, Y is loaded via instruction 2 and the multiply-accumulate operation is initiated.

Figure 13 Instruction Timing Example #5: Sum of Products

12

i = 1

# **Programming Examples**

In the following examples assume that each line with a separate instruction corresponds to one clock pulse. Instruction codes are 0, 1, 2, 3, 4, 5, 6, 7 and x according to the usage explained in the key to Figure 2.

#### **Programming Example 1** Calculating X·Y (A·B) X - A INST 6 Y - B INST 0 INST X MULT INST X MULT INST X MULT MULT and READ Z = 8 MSB OF (A·B) INST 7 READ W = 8 LSB OF (A·B) INST 7

#### **Programming Example 2**

Calculating X1 · Y (A · C)

X1 is a previous multiplier value. It was previously loaded (in example 1) with A.

#### **Programming Example 3**

Calculating 
$$\sum_{i=1}^{N} X_i \cdot Y_i \quad (A \cdot B + C \cdot D + E \cdot F + ...)$$

In this case we read only after N multiplications. A new  $X_{i+1}$  is loaded during the multiplication process for  $X_iY_i$ . Assume N = 3.

The sequence of instructions and operations for calculating

$$\sum_{i=1}^{3} X_{i} \cdot Y_{i} \text{ is: } (A \cdot B + C \cdot D + E \cdot F)$$

```
INST 6 X - A
           INST 0 Y - B
           INST X MULT)
N = 1
           INST X MULT Perform A · B
           INST X MULT
            INST 6 MULT and LOAD X - C
                   Z -8 MSB of (A·B)
                   W-8LSB of (A·B)
            INST 2 Y - D
           INST X MULT
N = 2
           INST X MULT Perform C · D + (K2, Kw)
           INST X MULT
           INST 6 MULT and LOAD X - E
                   Z -8 MSB of (C·D+A·B)
                   W -8 LSB of (C·D+A·B)
N = 3
           INST 2 Y ← F
           INST X MULT)
           INST X MULT Perform E · F + (Kz, Kw)
           INST X MULT
READ Z
           INST 7 MULT and
                   READ Z = 8 MSB of (E·F + C·D + A·B)
READ W
           INST 7 READ W = 8 LSB of (E·F + C·D + A·B)
```

```
Programming Example 4
Multiplication plus a constant (A · B + Constant (16 bits))
```

```
Assume that the constant is a 16-bit 2s-complement
INST 6
          X \leftarrow A
          Z - C LOAD 8 MSB of constant
INST 6
          W ← D LOAD 8 LSB of constant
INST 6
          Y - B
INST 0
INST X
          MULT)
          MULT Perform A · B + (Z, W)
INST X
          MULT)
INST X
          MULT and READ Z = 8 MSB of (A·B + (C, D))
INST 7
```

READ W = 8 LSB of (A·B + C, D)

#### Programming Example 5

INST 7

Dividing a 16-bit number by an 8-bit number ((B, C)/A)

```
X \leftarrow A
INST 6
           Z ←B
INST 6
INST 4
           W-C
INST X
INST X
INST X
INST X
INST X
            Perform Division (Z, W)
INST X
INST X
INST X
INST X
INST X
INST X
           DIVIDE and READ the quotient Z = \frac{(B, C)}{A}
INST 7
           READ the remainder W of \frac{(B, C)}{\Delta}
INST 7
```

# 16x16 Multiplier/Divider SN54/74S516

#### Features/Benefits

- Co-processor for enhancing the arithmetic speed of all present 16-bit and 8-bit microprocessors
- Bus-oriented organization
- 24-pin package
- 16/16 or 32/16 division in less than 3.5  $\mu$ sec
- 16x16 multiplication in less than 1.5 μsec
- 28 different multiplication instructions such as "fractional multiply and accumulate"
- 13 different divide instructions
- Self-contained and microprogrammable

#### **Description**

The SN54/74S516 ('S516) is a bus-organized 16x16 Multiplier/ Divider. The device provides both multiplication and division of 2s-complement 16-bit numbers at high speed. There are 28 different multiply options, including: positive and negative multiply, positive and negative accumulation, multiplication by a constant, and both single-length and double-length addition in conjunction with multiplication. 13 different divide options allow single-length or double-length division, division of a previously-generated result, division by a constant, and continued division of a remainder or quotient.

The 'S516 is a time-sequenced device requiring a single clock. It loads operands from, and presents results to, a bidirectional 16-bit bus. Loading of the operands, reading of the results, and sequential control of the device is performed by a 3-bit instruction field.


The 'S516 has the additional feature that operands and results can be either integers or fractions; when it deals with fractions, automatic scaling occurs. Results can be rounded if required, and an Overflow output indicates whenever a result is outside the normally-accepted number range.

For a simple multiplication of two operands the device takes nine clock periods — one for initialization, and eight for the actual multiplication. A realistic clock period is 167 ns, which gives a multiplication time of 1333 ns typical for 16x16 multiplication, plus 167 ns additionally for initialization, or 1500 ns in all. More complex multiplications will take additional clock periods for loading the additional operands. A simple division operation requires 16 + 4 = 20 clock periods for a typical time of 3.333 ns (32 bits/16 bits), also plus 167 ns for initialization, or 3500 ns in all.


#### **Ordering Information**

PART NUMBER	PACKAGE	TEMPERATURE
SN54S516	T24	Military
SN74S516	T24	Commercial

#### **Logic Symbol**



# **Pin Configuration**



12

		CTIC		OPERATION	CLOCK
			A	RITHMETIC OPERATIONS	1
			0	X1 · Y	9
			1	-X1 · Y	9
			2	$X1 \cdot Y + K_z, K_w$	9
			3	-X1 · Y + K <sub>7</sub> , K <sub>W</sub>	9
			4	K <sub>z</sub> , K <sub>w</sub> /X1	21
		5/6	0		10
		5/6	1	-X · Y	10
		5/6	2	X · Y + K <sub>z</sub> , K <sub>w</sub>	10
		5/6	3		10
		5/6	4	K <sub>w</sub> /X	22
		5/6	5	K <sub>7</sub> /X	22
	5/6	6	0	$X \cdot Y + Z$	11
	5/6	6	1		11
	5/6	6	2	X · Y + K <sub>z</sub> · 2 <sup>-16</sup>	11
	5/6	6	3		11
	5/6	6	4	The state of the s	23
	5/6	6	5	Z/X	23
5/6	6	6	0	X • Y + Z, W	12
5/6	6	6	1	-X · Y + Z, W	12
5/6	6	6	2	X · Y + W <sub>sign</sub>	12
5/6	6	6	3		12
5/6	6	6	4	W/X	24
5/6	6	6	5	W <sub>sign</sub> /X	24
5/6	6	6	6	(See Note 9 below.)	
5/6	6	6	7	Load X, Load Z, Load W, Clear Z	4
	5/6	6	7	Load X, Load Z, Read Z	3
-				READING OPERATIONS	
1117			7	Read Z	1
		7	7	Read Z, W	2
	7	7	7	Read Z, W, Z	3
7	7	7	7	Read Z, W, Z, W	4
		5	7	Round, then Read Z	2
	5	7	7	Round, then Read Z, W	3

#### NOTES

- X,Y are input multiplier and multiplicand.
- X1 is the previous contents of the first rank of the X register (either the old X or a new X).
- Fractional or integer arithmetic is specified by having the next-to-the-last operand loaded using a 5 or 6 instruction respectively. All rows beginning with "5/6" in effect represent two instructions. 5 does fractional arithmetic and 6 does integer arithmetic.
- Z, W is a double-precision number. Z is the most significant half, Z, W represents addend upon input, and product (or accumulated sum) after multiplication.
- 5. K<sub>Z</sub>, K<sub>W</sub> represents previous accumulator contents. K<sub>Z</sub> is the most-signifi-
- W<sub>sign</sub> is a single-length signed number, with sign extension.
- 7. Maximum clock cycle = 167 ns for an 6-MHz clock.
- If n instruction codes are shown at the left under "instruction sequences," the number of clock cycles at the right is n+8 for multiplication and n+20 for division.
- The code "5/6 6 6 6" represents an incomplete operation since it leaves the 'S516 in state 1 rather than in state 0, 8, or 10.

Figure 1 'S516 Instruction Set (Partial List)

JMMARY OF SIGNALS/PINS
Bidirectional data bus inputs/outputs
Instruction (sequential control) input
Clock pulse input
Chip activation input
Arithmetic overflow output


#### **Description** (continued)

The 'S516 device uses standard low-power Schottky technology, requires a single +5V power supply, and is fully TTL compatible. Bus inputs require at most 250  $\mu \rm A$  input current, and control and clock inputs require at most 1 mA input current. Bus outputs are three-state, and are capable of sinking 8 mA at the low logic level. The 'S516 is available in both commercial-temperature and military-temperature ranges, in a 600-mil 24-pin dual-in-line ceramic package.

# Device Operation a dignel-signile atod bas instance

The 'S516 contains four 16-bit working registers. Y is the multiplier register; X is the multiplicand and divisor register; W is the least-significant half of a double-length accumulator, and holds the least-significant half of the product after a multiplication operation, or the remainder after a division operation; and Z is the most-significant half of this same accumulator. In addition to these registers, there is a high-speed arithmetic unit which performs addition, subtraction, and shifting steps in order to accomplish the various arithmetic operations; a loading sequencer; and a PLA control network.

Operands are loaded into the working registers in time sequence at each clock period, under the control of this sequencer. The chip-activation signal GO must be LOW in order to begin the loading process and continue to the next step in the loading operation. If GO is continually held HIGH, the 'S516 remains in a wait state with its outputs held in their high-impedance states. so that the other devices attached to the bus may drive it. In this condition, the 'S516 does not respond to any codes on its instruction inputs; in effect, it does not "wake up" until GO goes LOW. Also, GO may change only when the clock input CK is HIGH. After all of the operands are loaded, the 'S516 jumps to the multiply routine, or to the divide routine, and performs the required operations as indicated in Figure 1. After 9 clock periods for a simple multiply or 21 clock periods for a simple divide, for example, the result is placed on the bus in time sequence.



#### KEY:

The numbers inside the circles indicate the *state* of the 'S516 multiplier/divider. These states are represented by a four-bit state counter, where A is the least-significant bit of this state counter and D is the most-significant bit. (These four bits are not available externally on the 'S516.)

The next state of the 'S516 is a function of the present state and the instruction lines. For example if the 'S516 is at state 0 and the instruction is 0, 1, 2, or 3, then the next state is state 4 (multiply instruction); if the instruction is 4, the next state is state 5 (divide instruction); and so forth. The instructions which take the 'S516

from one state to another are indicated by the numbers written next to the state-transition path lines. "0123," for instance, implies that *any* of instructions 0, 1, 2, or 3 will take the 'S516 along the path marked "0123."

"X" next to a path implies that the path will be followed regardless of the value of the instruction inputs at that time. In other words, for the purpose of state transitions, X means "don't care." There are cases, however, where the particular instruction used may affect when the contents of the registers are available on the bus — see Figures 9 and 10 for contrasting examples of how this effect operates.

12

Figure 2 Transition Diagram for the 'S516 Multiplier/Divider

Three instruction inputs I<sub>2</sub>, I<sub>1</sub>, I<sub>0</sub>, which may change only when the clock input CK is HIGH, select the required function and drive the sequencer from state to state. Thus, the action of the multiplier/divider at any clock period is a function of the machine state and the state of the control inputs. Figure 2 shows the multiply/divide state table, and all possible operations. After a Read or Round operation, the machine is driven back to state 0, and a new sequence of arithmetic operations is assumed. If a chain operation is being performed, such as accumulation of products, state 0 is bypassed, and loading of an operand or jumping to the next arithmetic operation occurs at the end of the

previous arithmetic operation — at state 8 for a multiplication instruction, or at state 10 for a division instruction.

Register X is a dual-rank register, which allows the loading of an operand X during the multiplication or division process. If the machine enters the loading sequence and a new X operand has not been loaded, then the machine proceeds with the previously-loaded X, denoted in this text as "X1." This loading-while-processing capability allows a cycle to be saved during "chained" calculations, and also allows multiplication and division by a constant. (See Figure 13).

Figures 3 and 4 show the codes and durations for the 41 different possible arithmetic operations. These operations can be concatenated in strings to perform complicated 2s-com-

plement arithmetic operations at high-speed. Rounding and reading of results can be performed after any operation. Figure 5 is a block diagram of the 'S516 16x16 Multiplier/Divider.

(continued page after next)

OPERATION		. 1	2	3	4	5	6	7	8	9	10	11	12
X1 • Y	INS CODE BUS	0 Y	MU	ILTIPI	LY		(B)-	X	1	Q-	1/	ESTO	21
-X1 · Y	INS CODE BUS	1 Y	MU	ILTIPI	LY				1	1	X		
$X1 \cdot Y + K_Z, K_W$	INS CODE BUS	2 Y	MU	ILTIPI	LY		3	x		1	122		
-X1 · Y + K <sub>Z</sub> , K <sub>W</sub>	INS CODE BUS	3 Y	MU	ILTIPI	LY				1	1	0123		
Х•Ү	INS CODE BUS	5/6 X	0 Y	MU	ILTIPI	_Y					100	10	
-X · Y	INS CODE BUS	5/6 X	1 Y	MU	JLTIPI	_Y						1	
X·Y + K <sub>Z</sub> , K <sub>W</sub>	INS CODE BUS	5/6 X	2 Y	MU	JLTIPI	_Y							
-X · Y + K <sub>Z</sub> , K <sub>W</sub>	INS CODE BUS	5/6 X	3 Y	MU	JLTIPI	_Y			naie		nultiplic traction		
X·Y+Z	INS CODE BUS	5/6 X	6 Z	0 Y	MU	LTIP	PLY			noles	in tagai	101 2	hmilt
-X · Y + Z	INS CODE BUS	5/6 X	6 Z	1 Y	MU	LTIP	LY	Jes edisch	a orti	atanih	ini sek	vin ad	ebi
X · Y + K <sub>Z</sub> ·2 <sup>-16</sup>	INS CODE BUS		6		MU	LTIP	PLY						TINE
$-X \cdot Y + K_Z \cdot 2^{-16}$	INS CODE BUS	5/6 X	6	3 Y	MU	LTIP	LY						
X • Y + Z, W	INS CODE BUS	5/6 X	6 Z	6 W		М	JLTIF	PLY			mple if		
-X · Y + Z, W	INS CODE BUS	5/6 X	6 Z					PLY					
X·Y+W <sub>sign</sub>	INS CODE BUS	5/6 X	6	6 W	2 Y	М	JLTIF	PLY	2 61	Figu			
-X·Y+W <sub>sign</sub>	INS CODE BUS	5/6 X	6	6 W	3 Y	М	JLTIF	PLY		Principle (			un contra

NOTES: 1) X1 is the previous contents of the first rank of the X register (either old X or a new X). Of elast most recommendate and except the second of the X register (either old X or a new X).

Figure 3 Multiplication Codes and Times for 16x16 Multiplication in the '\$516

<sup>2)</sup> K<sub>7</sub>·2<sup>-16</sup> is a single-length signed number comprising the most-significant half of the previous double-length product and here gets added in at the least-significant end of the new result. 2007 Security Eugen Routing and to aliase and both a help and damped

<sup>3)</sup> W sign is a single-length signed number, with sign-extension as needed.

<sup>4)</sup> Fractional or integer arithmetic is specified by having the next-to-the-last operand loaded using a 5 or 6 instruction respectively. All rows beginning with "5/6" in effect represent two instructions. 5 does fractional arithmetic and 6 does integer arithmetic.

TIME-SLOT

OPERATION	a los altrest so	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	2	1 22	23	24
L L OV	INS CODE	4	/ ner	W an	oitain	19891	191		[32	-	40	OHE	Dilic	DHO	FIL III	1-0	300	TO S	ign	100-	871.5	4	/paq	arc	8,01
$K_Z, K_W/X_1$	BUS	ne-Tio	pis-ra							וט	VID	Eig										101	Lim		
or and the	INS CODE	5/6	4		of ben				ei	noi	-	VIID	poi	iso	lqill	um.	eri	i e	idy	/ 86	dali	ingu	008	en	
K <sub>W</sub> /X	BUS	X	icivits iodata								DI	VID	5										13	libe	
an therefore, hou	INS CODE	5/6	5		Jenn	-	idi		.10	Jine	in the	-								INS IS			1	1	
K <sub>Z</sub> /X	BUS	X	S0	nen sid									IVID	-											nea at o
7 1404 2104 21	INS CODE	5/6	6	4	el-elp	nie b	nis.																		1
Z, W/X	BUS	X	Z	W	ishov								D	IVIL	)E									(g)	90
tults flave a con	INS CODE	5/6	6	5	nilso	s sm	TOT.		an	oits	ilai	lun	1 01	9/2			lan	100	200	3.00	10.00	31911	ein		BOIL
Z/X offshipshipshipshipshipshipshipshipshipship	BUS	X	Z	1 HA J	amio									A I	IVIL	E								DIG.	ed a
W/X	INS CODE	5/6	6	6	4	v ispa			15.	eget	71 7	8 0	noit	TRIC				N N	TOW	01	ytil	ds	the	e is	atur
ight of Rel. The	BUS	X	11-20-1	W	id <del>Ja</del> r	epítin									D	IVI	DE								1
M / W	INS CODE	5/6	6	6	5	- stau																			1
W <sub>sign</sub> /X	BUS	X	0	W	2-1	01										L	IVI	DE							Vis

NOTES: 1) X1 is the previous contents of the first rank of the X register (either old X or a new X).

- 2) Fractional division divides a 32-bit 2s-complement number in 1 clock period less than integer division.
- 3) W sign is a single-length signed number, with sign-extension as needed.
- 4) Division operation W<sub>sign</sub>/X requires that the Z register be initialized with all-zero contents at the time Z is loaded.
- 5) Fractional or integer arithmetic is specified by having the next-to-the-last operand loaded using a 5 or 6 instruction respectively. All rows beginning with "5/6" in effect represent *two* instructions, one of which does fractional arithmetic and one of which does integer arithmetic.

wild separate a short man Figure 4 Division Codes and Time for 32/16 Division in \$516




Figure 5 Internal Architecture of the 'S516 and entition and accord abone abone 15

#### Multiplication

The 'S516 provides 2s-complement 16-bit multiplication, and can also accumulate previously-generated double-length products. No time penalty is incurred for accumulation, since the machine accumulates while the multiplication operation is proceeding. In addition to accumulation, the device can add into a product either a single-length or a double-length number. It can also use a previously-loaded operand as a constant, so that constant multiplication and accumulation is possible.

One key feature is the ability to perform both positive multiplications and negative multiplications, again without any speed penalty. This feature allows complex-arithmetic multiplications to be programmed with very little overhead. Another important feature is the ability to work with either fractions or integers.

#### **Division**

The 'S516 also provides a range of division operations. A double-length number in Z,W is divided by X; the result Q is stored in Z, and the remainder R in W. Again all numbers are in the 2s-complement number representation, with the most significant bit of an operand (whether single-length or double-length) having a negative weight. In order to facilitate repeated division, with the multiple-length quotient always keeping the same sign, the remainder is always the same sign as the dividend. Fractional or integer operation is possible, and division and multiplication operations can be concatenated. For example, the operations (AxB)/C,(A+B)/C can easily be performed. The dividend can be any previously-generated result — product, quotient, or remainder; or it may be a double-length or single-length signed operand.

# **Reading Results**

The result of an arithmetic operation, or of a string of operations, can be read onto the 16-bit bus if the machine is at the end of an operation or at the start of a new sequence. The read operation requires that the \$\overline{GO}\$ signal be held LOW so that the information is read out onto the bidirectional bus, when code 7 is specified. (See Figure 6.) Since there is a double-length accumulator Z,W, reading can take two cycles. First, register Z is read. After another clock has been received, if code 7 is still present, the least-significant half of the product from the W register is placed on the bus, or likewise the remainder if a division operation had been performed.

If the '\$516 is instructed to perform a read operation during the loading sequence, then the sequence is broken and the machine is forced back to state 0 ready to start the sequence again. Continual read operations at state 0 just swap the contents of register Z and W.

The '\$516 has no direct master reset input. However, initialization of the '\$516 can easily be performed by continually presenting instruction code 7, which after a maximum of 21 clock periods forces the machine back to state 0.

# **Integer and Fractional Arithmetic**

The 'S516 can work with either fractional or integer number representations. When working with integers, all numbers are scaled from the least-significant end and the least-significant bit is assumed to have a weight of  $2^0$ . For integer multiplication, accumulation, and division, all numbers are scaled from this least-significant weight, and results are correct if interpreted in this manner. The double-length register Z,W can therefore hold numbers in the range  $-2^{31}$  to  $+2^{31}$  –1; the operands X and Y, and single-length results, are in the range  $-2^{15}$  to  $+2^{15}$  –1.

When working with fractions, the machine automatically performs scaling so that input operands and results have a consistent format. All numbers in the fractional representation are scaled from the most significant end, which has a weight of  $-2^0$  (negative). The binary point is one place to the right of this most-significant bit, so that the next bit has a weight of  $2^{-1}$ . The double-length register Z,W therefore holds numbers in the range -1 to  $+1-2^{-3}1$  and the operands X and Y and single-length results are in the range -1 to  $+1-2^{15}$ . Since automatic scaling occurs, the product of two numbers always has the least-significant bit as a 0, unless an accumulation is performed with the least-significant bit being a 1.

During a chain operation with the partial results not being read onto the bus, the 'S516 will stay in either the fractional or integer mode. At the start of a sequence of operations, fractional or integer operation is designated by loading operands using instruction code 5 or instruction code 6 respectively.

Mixed fractional and integer arithmetic is also possible, by redefining the weight of the least-significant or most-significant bits. However, care must be exercised, due to the automatic scaling feature, when fractional arithmetic is programmed.

# Rounding

Rounding can be performed on the result of a multiplication or division. Generally rounding would only be called out during fractional operation, but nothing in the 'S516 precludes forming a rounded result during integer arithmetic.

Rounding for multiplication provides the best single-length most-significant half of the product. Rounding occurs at the end of a multiplication, and is performed instead of a Load or Read operation when a code 5 is specified, instead of a code 7, to get from state 8 or state 10 back to state 0. (See Figure 2; also, note that this mode of operation precludes "stealing" a cycle according to the method illustrated in Figure 9.) The 'S516 looks at the most-significant bit of the least-significant half of the product  $W_{15}$ , and adds 1 to the most-significant half of the product at the least-significant end if  $W_{15}$  is a 1. After the operation, the 'S516 is in state 0, so that the rounded product can be read, and the W register is cleared.

Rounding for division is performed by forcing the least-significant bit of the quotient in Z to a 1 unless the division is exact (remainder is zero). This method of rounding causes a slightly higher variance in the result than having an additional iterative division operation, but is considerably easier to perform. Again, after rounding the 'S516 goes to state 0, so that a read operation can be performed, and the W register is cleared.

#### Overflow

The 'S516 has an overflow output OVR which is cleared prior to each operation, and is set during an operation if the product or quotient goes outside the normally-accepted range.

For multiplication, overflow can only occur if the most negative number in the operand range is used: (-1)x(-1)=+1, which cannot be held in the 'S516's internal registers. Overflow can more easily occur during either positive or negative accumulation of products. For fractional arithmetic, if the product or accumulation goes outside the range of -1 to +1-2<sup>-31</sup>, then the overflow flipflop will be set.

Overflow may also occur during division if the quotient goes outside the generally-accepted number range of –1 to +1–2<sup>-15</sup> during fractional operation. This would occur if the divisor is less than the dividend, or equal to the dividend if a positive quotient is being generated. For integer arithmetic the numbers must be scaled by  $2^{15}$ .




Figure 6 'S516 Internal Circuitry of "GO" Line and Three-State-Enable.

During the states 0, 1, 3, 8, 10, 11, the "GO" line  $(\overline{GO})$  is logic HIGH then the machine will be in a wait state until  $\overline{GO}$  goes to logic LOW.




Figure 7 Interfacing the 'S516 to a Microprocessor

Figure 7 shows the block diagram of a microprocessor system with its arithmetic capabilities enhanced by the use of a 'S516 16x16 multiplier/divider. The relatively small number of instruction lines (only 3) of the 'S516 provides a unique way to control the multiplier/divider. As may be seen from Figure 7, these three instruction lines are assigned to the three least-significant bits (LSBs) of the address bus, while the remaining

address bits are decoded by a Programmable Array Logic (PAL®) circuit to determine when the multiplier/divider is selected. For example, suppose the 'S516 is assigned address 100; then any address in the range of 100-107 will enable the 'S516 (i.e., the  $\overline{\text{GO}}$  line is LOW). Thus, if the address is 100 the 'S516 instruction is 0; if the address is 106 the 'S516 instruction is 6; and so forth.

# **Fractional Multiply**

X<sub>i</sub>, Y<sub>1</sub> - Input, Multiplicand, Multipler

Sign 2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9 2-10 2-11 2-12 2-13 2-14	15	14	13	12	11	10	9	8	7	6	5	4	3	2	eninyb i	0
The state of the s	Sign	2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8	2-9	2-10	2-11	2-12	2-13	2-14	2-15

#### Zi - MS Half Output Product

	7.72		2.01	1.1	te	2000	had be			no inuity	mara acid	1 nits	cesel tipus	lennihas	mit now	
15	14	13	12	11	10	9	8	7	6	ent 5 en	4-5-	3	to 2pm	n e <b>1</b> t et	0	
Sign	2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8	2-9	2-10	2-11	2-12	2-13	2-14	2-15	

#### Wi - LS Half Output Product\*

15	ee14 0	O 13	12	sw 11ni	ed 10/	anir9an	- 8 no	d1   <b>7</b> 0  -	6	ane 5 mun	er4 oit	em 3 he	2	ed. For	0
2-16	2-17	2-18	2-19	2-20	2-21	2-22	2-23	2-24	2-25	2-26	2-27	2-28	2-29	2-30	"0"

\* The least significant bit of W<sub>i</sub> is always a binary 0 due to normalization. Note that -1 x -1 yields an overflow in fractional multiply.

# **Integer Multiply**

Xi, Y1 - Input, Multiplicand, Multiplier

				T MORTHAN		75033	JUURU I								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Sign	214	213	212	211	210	29	28	27	26	25	24	23	22	21	20

#### Zi - MS Half Output Product

15	14	13	12	11	10	9	8	7	6	5	4	3	2	18-01 0
														217 216

#### W: - LS Half Output Product\*\*

_	1						×			X		-			
15	14	13	12	11	10	9	8	7	6	5	9-814	3	2	1	0
215	214	213	212	211	210	29	28	27	26	25	24	23	22	21	20

\*\* The least significant bit of W<sub>i</sub> is a valid data bit. Note that 2<sup>-15</sup> x 2<sup>-15</sup> yields +2<sup>30</sup> which can be represented in the output bits without overflowing.

#### **Fraction Divide**

Zi - Input Dividend

15	14	13	12	gi11n	10	9	8	710	6	5	40	3	2	e aliiii	0
Sign	2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8	2-9	2-10	2-11	2-12	2-13	2-14	2-15

34	Inches and	Pinter
A -	ınnııı	Divisor

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Sign													CHICAL CO.	1	

Z <sub>i</sub> - Out	tput Qu	otient													
15	14	13	12	a a11	10	9	8	7	6	5	4	3	2 00 1	0	
Sign	2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8	2-9	2-10	2-11	2-12	2-13 2-1	4 2-15	
W Ou	lmud Da	wiel Des	na l												
W - Out	tput Pa	rtiai Rei	naingei			00	8	The second		. 1	data	onittuat	u time for in	Bus setu	
15	14	13	12	11	10	9	8	7	6	5	4	3	2) em 1	olon O	
Sign	2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8	2-9	2-10	2-11	2-12	2-13 2-1	4 2-15	
80												emi	n. GÖ hold l	Instructio	

<sup>†</sup> Note that the partial remainder  $R = 2^{-15}$  (W)

# Integer Divide Example (Z, W)/X

7	MSR	Input	Divid	one
4	INIOD	IIIDUL	DIVIG	CIIC

15	14	13	12	11	10	9	8	7	6	5	4	3	2 100	ani tave	0
Sign	230	229 .	228	227	226	225	224	223	222	221	220	219	218	217	216

#### Wi - LSB Input Dividend

15	14	13	12	11	10	9	8	7	6	5	4	3	2	ni mun	0
					210										20

#### X - Input Divisor

15	14	13	12	9111	10	9	8	7	6	5	4	3	2	i" ery oes	0
Sign	214	213	212	211	210	29	28	27	26	25	24	23	22	21	20

- Out	tput Qu	otient													
15	14	13	12	11	10	9 -	8	7	6	5	4	у3	2	ı1mı	0
Sign	214	213	212	211	210	29	28	27	26	25	24	23	22	21	20

#### Wi - Output Partial Remainder

	15	14	13	12	ST11	10	9	8	7	6	5	040	3	(Bleig tuo	the we	0	
5	Sign	2 <sup>14</sup>	213	212	211	210	29	28	27	26	25	24	23	22	21	20	a

# **Absolute Maximum Ratings**

Supply Voltage, VCC	108/VICI tuqni - 7V
Input Voltage	7V
Off-state output voltage	5.5V
Storage temperature and the Storage and the St	-65° to +150°C

# **Operating Conditions**

SYMBOL	PARAMETER	FIGURE	MIN	/ILITAF	MAX	MIN	MMER O	CIAL	UNIT
VCC	Supply voltage	8	4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air temperature	12	-55	2-2	125†	0	2-2	75	°C
fMAX	Clock frequency	8	5			6			MHz
<sup>t</sup> CWP	Positive clock pulse width	8	90			70			ns
tCWN	Negative clock pulse width	8	60			50	sid fall	and then	ns
t <sub>BS</sub>	Bus setup time for inputting data *	8	60			50	TOST HOIS	110 Y 250 L	ns
<sup>t</sup> BH	Bus hold time for inputting data *	8	45	10	11	35	13	14	ns
tINSS	Instruction, GO setup time	8	10	2-5	2-4	10	2-2	2.1	ns
t <sub>INSH</sub>	Instruction, GO hold time	8	30			30			ns

<sup>\*</sup>During operations when the bus is being used to input data. 
† Case temperature.

# Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDIT	TIONS	MIN TYP	MAX	UNIT
VIL	Low-level input voltage	8 7 6 5	11 10 9	13 12	0.8	V
VIH	High-level input voltage	a94 a93 a92 a21 a	A27 A26 A26	2	085	V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN I <sub>I</sub> = -18mA	-		-1.5	V
		V - MAY V - O.SV	B <sub>15</sub> -B <sub>0</sub>		-250	μΑ
1IL	Low-level input current	$V_{CC} = MAX  V_{I} = 0.5V$	All other inputs		-1	mA
IH	High-level input current	V <sub>CC</sub> = MAX V <sub>I</sub> = 2.4V		bnebivid i	250	μΑ
1	Maximum input current	V <sub>CC</sub> = MAX V <sub>I</sub> = 5.5V	8 25 35	75 N.	1	mA
VOL	Low-level output voltage	V <sub>CC</sub> = MIN I <sub>OL</sub> = 8mA	0 01 11	0.3	0.5	V
Vон	High-level output voltage	V <sub>CC</sub> = MIN I <sub>OH</sub> = -2mA	21 210 28	2.4	PIS .	V
los	Output short-circuit current*	V <sub>CC</sub> = MAX V <sub>O</sub> = 0V		-10	-90	mA
V.	Cupply current	V - MAY	SN54S516	370	500†	mA
CC	Supply current	V <sub>CC</sub> = MAX	.SN74S516	370	450†	mA

<sup>\*</sup> Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.


# Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETE	FIGURE	MIN	LITAF TYP	MAX	MIN	MMERC		UNIT	
<sup>t</sup> BO	Bus output delay from CK for ou	8 8 8	70		120	12	13 07 213	95	ns	
+	Output disable delay	From I <sub>2</sub> -I <sub>0</sub> to bus			30	70		30	65	200
<sup>t</sup> PXZ	From GO to bus			20	50		20	40	ns	
	Output enable delay;	From I <sub>2</sub> -I <sub>0</sub> to bus			55	90	HALL	55	80	
<sup>t</sup> PZX	C <sub>L</sub> = 30pF From $\overline{GO}$ to bus				25	55	misma	25	45	ns
tovr	Overflow output delay from CK;	8	9 0	60	120	St	60	95	ns	


<sup>\*</sup>During operations when the bus is being used to output data.

<sup>†</sup>At code temperatures see the "I<sub>CC</sub> vs Temperature" curves on the next page for more complete information. The typical values shown here are at 5.0V.

# I<sub>CC</sub> vs. Temperature



#### **Test Waveforms**



\*At diode; see "Test Circuit" figure below.


#### **Load Test Circuit**

#### **AC Test Conditions**

Inputs 0VLOW, 3VHIGH. Rise and fall time 1-3ns from 1V to 2V. Measurements made from 1.5VIN to 1.5VOUT, except TPXZ measured by a delta in the outputs of 0.5V from VOL or VOH respectively.


#### TEST POINT RL (1) OUTPUT 560Ω UNDER -TEST \$ 1120Ω IN916 OR IN3064 V (see table above) Flate 8), the results may be read during time-slots 10 and 11.

Timing waveforms are shown in Figure 8. Specific instruction timing examples are shown in Figures 9 through 13.



NOTE: GO and I<sub>2</sub>-I<sub>0</sub> can change only when CK is high.

Figure 8 Timing Diagram of the 'S516




NOTES: Register Z is read at the same time that the overflow signal (if present) is set. If the instruction remains at code 7 after time-slot 11, the contents of registers Z and W are swapped each cycle.

†"Any code" means any of code 0 through code 7. However, code 6 will load a new value of X, and code 7 will cause the 'S516 to attempt to drive the data bus.

\*Not available externally on the 'S516.

Figure 9 Instruction Timing Example #1: Load X, Load Y, Multiply, Read Z, Read W. By presenting code 7 on the instruction lines during the last multiply cycle (state 8), the results may be read during time-slots 10 and 11.




NOTES: The instruction lines may be changed only when CK is high.

†"Any code" means any of code 0 through code 7. Code 6 may be used here since a new X explicitly gets loaded for the next multiply operation. However, code 7 will cause the 'S516 to attempt to drive the data bus.

\*Not available externally on the 'S516.


Figure 10 Instruction Timing Example #2: Repeat: "Load X, Load Y, Multiply, Read Z, Read W".



NOTES: Code 7 is given in time-slot 9, but has no effect until time-slot 10 since  $\overline{GO}$  is HIGH. After  $\overline{GO}$  goes LOW in time-slot 10, Z may be read. 
†"Any code" means any of code 0 through code 7.

"Not available externally on the 'S516.


Figure 11 Instruction Timing Example #3: Load X, Load Y, Multiply, Read Z, Read W. This timing diagram corresponds to Table 1. Only after eight clock pulses of the operation cycle, the result is read — Z during time-slot 10 and W during time-slot 11.



NOTES: †"Any code" means any of code 0 through code 7. Code 6 or code 7 may be used here; since GO is HIGH, no new X can be loaded, and the 'S516 cannot attempt to drive the data bus.

\*Not available externally on the 'S516.

Figure 12 Instruction Timing Example #4: Load X, Load Y, Multiply, Wait, Read Z, Read W.



NOTES: This sequence of operations is suitable for use when reading is to be done only at the very end of the operation sequence. The new X value is loaded during the time that the previous multiplication is being performed. See Programming Example #3 for N

$$\sum_{i=1}^{N} X_{i} \cdot Y_{i}$$

†"Any code" means any of code 0 through code 7. However, code 7 will cause the 'S516 to attempt to drive the data bus.

\*Not available externally on the 'S516.

††Code 6 allows loading of a new X in State 12 and it takes the 'S516 State Counter to State 8. In State 8, Y is loaded via instruction 2 and the next multiply-accumulate cycle is initiated.

Figure 13 Instruction Timing Example #5: Sum of Products




Figure 14 Metal Mask Layout of the SN54/74S516

#### **Programming Examples**

In the following examples assume that each line with a separate instruction corresponds to one clock pulse. Instruction codes are 0, 1, 2, 3, 4, 5, 6, 7 and x according to the usage explained in the key to Figure 2.

#### **Programming Example 1**

```
Calculating X · Y (A·B)
        X - A
INST 6
         Y ← B
INST 0
INST X
         MULT
         MULT
INST X
         MULT AND READ Z = 16 MSB OF (A·B)
INST 7
INST 7
         READ W = 16 LSB OF (A·B)
```

# Programming Example 2

Calculating X1 · Y (A·C)

X1 is a previous multiplier value. It was previously loaded (in example 1) with A.

#### Programming Example 3

Calculating 
$$\sum_{j=1}^{N} X_j \cdot Y_j \quad (A \cdot B + C \cdot D + E \cdot F + \dots)$$

In this case we read only after N multiplications. A new  $X_{j+1}$  is loaded during the multiplication process for  $X_{j}Y_{j}$ . Assume N = 3.

The sequence of instructions and operations for calculating

#### Programming Example 4

```
Multiplication plus a constant (A·B + Constant)
          Assume that the constant is a 32-bit 2s-complement
INST 6 X - A mailtan M refle vino been ew east sint of
        Z - C LOAD 16 MSB of constant
          W ← D LOAD 16 LSB of constant
        The sequence of Instructions and opened and
INST 0
          MULT Y
INST X
INST X
          MULT 100 + 8-A) 121 1/4 X 7
INST X
          MULT
                Perform A·B + (Z, W)
          MULT
INST X
INST X
          MULT
          MULT
INST X
INST X
          MULT )
          MULT and READ Z = 16 MSB of (A·B + (C, D))
INST 7
          READ W = 16 LSB of (A \cdot B + (C, D))
INST 7
```

# Programming Example 5

```
Dividing a 32-bit number by a 16-bit number ((B, C)/A)
INST 6 X -A of pribridges x bris T a d 4 & S 1 ,0 etc
INST 6
        Z -B
INST 4
          W-C
INST X
           Perform Division (Z, W)
INST X
            MULT AND READ Z = 16 MSB OF
INST X
          DIVIDE and READ the quotient Z = \frac{(B, C)}{c}
INST 7
INST 7 READ the remainder W of A
```

# 8x8 High Speed Schottky Multipliers SN54/74S557 SN54/74S558

#### Features/Benefits

- Industry-standard 8x8 multiplier
- Multiplies two 8-bit numbers; gives 16-bit result
- Cascadable; 56x56 fully-parallel multiplication uses only 34 multipliers for the most-significant half of the product
- Full 8x8 multiply in 60ns worst case
- Three-state outputs for bus operation
- Transparent 16-bit latch in 'S557
- Plug-in compatible with original Monolithic Memories' 67558

# Description

The 'S557/'S558 is a high-speed 8x8 combinatorial multiplier which can multiply two eight-bit unsigned or signed twoscomplement numbers and generate the sixteen-bit unsigned or signed product. Each input operand X and Y has an associated Mode control line, X<sub>M</sub> and Y<sub>M</sub> respectively. When a Mode control line is at a Low logic level the operand is treated as an unsigned eight-bit number, while if the Mode control is at a High logic level the operand is treated twos-complement number. Additional inputs, R<sub>S</sub> and R<sub>U</sub>, (R, S557) allow the addition of a bit into the multiplier array at the appropriate bit positions for rounding signed or unsigned fractional numbers.

The 'S557 internally develops proper rounding for either signed or unsigned numbers by combining the rounding input R with  $X_M$ ,  $Y_M$ ,  $\overline{X_M}$ , and  $\overline{Y_M}$  as follows:

 $R_{IJ} = \overline{X_M} \cdot \overline{Y_M} \cdot R =$ Unsigned rounding input to  $2^7$  adder.

 $R_S = (X_M + Y_M) R =$ Signed rounding input to  $2^6$  adder.


Since the 'S558 does not require the use of pin 11 for the latch enable input G, R<sub>IS</sub> and R $_{\rm U}$  are brought out separately.

The most-significant product bit is available in both true and complemented form to assist in expansion to larger signed multipliers. The product outputs are three-state, controlled by an assertive-low Output Enable which allows several multipliers to be connected to a parallel bus or be used in a pipelined system. The device uses a single +5V power supply and is packaged in a standard 40-pin DIP.


#### **Ordering Information**

PART NUMBER	PACKAGE	TEMPERATURE
54S557, 54S558	J40, F42	Military
74S557, 74S558	N40, J40	Commercial

#### Logic Symbol



# Pin Configuration




†For 54/74S557 Pin 9 is R and Pin 11 is G.

12

TWX: 910-338-2376 TWX: 910-338-2374





†For 54/74S557 Pin 9 is R and Pin 11 is G.

6 5 4 3 2 1 40 X<sub>5</sub> X<sub>4</sub> X<sub>3</sub> X<sub>2</sub> X<sub>1</sub> X<sub>0</sub> XM

**'S557**2 1 40 39 38 37 36

So S1 S2 S3

6 5 4 3 2 1 40 39 38 37 36 X5 X4 X3 X2 X1 X0 XM So S1 S2 S3 -S4 35 S<sub>6</sub> 33 S7 32 10 VCC-S<sub>8</sub> 31 Se 31 11 RU GND 30 12 Yo-13 Y1-S12 26 14 Y2 OE S<sub>15</sub> S<sub>15</sub> S<sub>14</sub> S<sub>13</sub> 21 22 23 24 25 Y4 Y5 Y6 Y7 YM 16 17 18 19 20

**'S558** 

11 G 12 Y0 13 Y1 14 Y2 15 Y3 Y4 Y5 Y6 Y7 YM 16 17 18 19 20

DIE SIZE: 144x130 mil

# **Absolute Maximum Ratings**

Supply Voltage, VCC	7V
Input Voltage	7V
Off-state output voltage	5.5V
Storage temperature	65° to +150°C

# **Operating Conditions**

SYMBOL	PARAMETER	DEVICE	MILITARY			COMMERCIAL			LIMITO
STMBUL	PANAMETER		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Vcc	Supply voltage	all	4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air temperature	all	-55		125*	0		75	°C
t <sub>su</sub>	X <sub>i</sub> , Y <sub>i</sub> to G set	'S557	50			40			ns
th	X <sub>i</sub> , Y <sub>i</sub> to G hold time	'S557	0	XXXXX	YAYAA	0	COLOR	XXXXXX	ns
tw	Latch enable pulse width	'S557	20	WWW	WWW	15	MAYAY	MAMAA	ns

<sup>\*</sup> Case temperature

# **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAMETER	Load Test C	TEST CONDITIONS	MIN TYP† MAX	UNIT
V <sub>IL</sub>	Low-level input voltage		V8.r	3.0	3 V
VIH	High-level input voltage		V0	2	V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I i</sub> = -18mA	-1.5	V
IL	Low-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 0.5V	1 1/1/17	mA
ΊΗ	High-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 2.4V	100	μΑ
11	Maximum input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5V		mA
VOL	Low-level output voltage	VCC = MIN	I <sub>OL</sub> = 8mA	0.5	V
Vон	High-level output voltage	V <sub>CC</sub> = MIN	I <sub>OH</sub> = -2mA	2.4	V
OZL		V = MAY	V <sub>O</sub> = 0.5V	-100	μΑ
lozh	Off-state output current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 2.4V	100	μΑ
los	Output short-circuit current*	V <sub>CC</sub> = MAX	V <sub>O</sub> = 0V	-20 -90	mA
lcc	Supply current	V <sub>CC</sub> = MAX	To the second second	200 280	mA

12

# Switching Characteristics Over Operating Conditions


SYMBOL	PARAMETER	DEVICE	TEST CONDITIONS	MIN T	LITAR TYP†		COI	MMERO TYP†		UNIT
<sup>t</sup> PD1	X <sub>i</sub> , Y <sub>i</sub> to S <sub>7-0</sub>	All	VE		40	60	1	40	50	ns
t <sub>PD2</sub>	X <sub>i</sub> , Y <sub>i</sub> to S <sub>15-8</sub>	All	V3.1		45	70	1	45	60	ns
t <sub>PD3</sub>	X <sub>i</sub> , Y <sub>i</sub> to $\overline{S}_{15}$	All	C <sub>L</sub> = 30pF		50	75		50	65	ns
t <sub>PD4</sub>	G to S <sub>i</sub>	'S557	$R_L = 560\Omega$		20	40		20	35	ns
tPXZ	OE to S <sub>i</sub>	All	see test figures		20	40		20	30	ns
t <sub>PZX</sub>	OE to Si	All			15	40		15	30	ns

<sup>\*</sup> Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.


<sup>†</sup> Typicals at 5.0V V<sub>CC</sub> and 25°C T<sub>A</sub>.

# **Timing Waveforms**


#### Setup and Hold Times ('\$557)




#### **Test Waveforms**



#### **Propagation Delay**





#### **Load Test Circuit**



# Latch Enable Pulse Width ('S557)







ioi e jervito.	SUMMARY OF SIGNALS/PINS
X <sub>7</sub> -X <sub>0</sub>	Multiplicand 8-bit data inputs
Y <sub>7</sub> -Y <sub>0</sub>	Multiplier 8-bit data inputs
X <sub>M</sub> , Y <sub>M</sub>	Mode control inputs for each data word; LOW for unsigned data and HIGH for twos-complement data
S <sub>15</sub> -S <sub>0</sub>	Product 16-bit output and entrop BEM office 8
S <sub>15</sub>	Inverted MSB for expansion
R <sub>S</sub> , R <sub>U</sub>	Rounding inputs for signed and unsigned data, respectively ('S558 only)
G	Transparent latch enable ('S557 only)
ŌĒ	Three-state enable for $S_{15}$ - $S_0$ and $\overline{S_{15}}$ outputs
riph erit o	Rounding input for signed or unsigned data; combined internally with X <sub>M</sub> , Y <sub>M</sub> ('S557 only)

# 74S557 FUNCTION TABLE

INPUTS		PRODUCT RESULT FROM ARRAY	LATCH CONTENTS (INTERNAL TO PART)	OUTPUTS	FUNCTION as as as
OE	G	Ti	Qi	s <sub>i</sub>	0 0 1
L	L	X X	L H	L H	Latched
L L	Н	L H	(L)* (H)*	L H	Transparent
H	L Tar	X	(L) (H)	Z Z	Hi-Z; Latched Data not Changed
H	Н	OF AS XIII	(X)*	Z	Hi-Z

<sup>\*</sup>Ildentical with product result passing through latch.

#### ROUNDING INPUTS 'S557

per with the	INPUTS	s as be ADDS bringed			
XM	YM	R	27	26	
L	L	Н	YES	NO	
entriv <b>i</b> bess	enepHaid to	i teHrody	NO	YES	
ed mHitipli-	signed <b>l</b> or mi	gninH) noi	NO .	YES	
suri iHpd ni	I is a Hiable	q to Hord	NO	YES	
X	X	EWOND SHIT	NO	NO	

# multipliers. In the S557, the 8552 inputs are generated inter-

INPUTS		ADDS		USUALLY USED WITH		
RU	Rs	27	26	XM	YM	
ni Leon	o e L stu	NO	NO	X	X	
oLa v	carHbilit	NO	YES	1 .50H† 50	igh-†Hada	
H	la boa .	YES	NO	phers to draw	dium Lateva	
Н	Н	YES	YES	*	*	

†In mixed mode, one of these could be Low but not both.

#### MODE CONTROL INPUTS

OPERATING	INPUT	MODE CONTROI INPUTS		
MODE	x <sub>7</sub> -x <sub>0</sub>	Y7-Y0	XM	YM
Unsigned	Unsigned	Unsigned	L	L
Mixed	Unsigned	Twos-Comp.	L Guer	Н
o	Twos-Comp.	Unsigned	Н	L
Signed	Twos-Comp.	Twos-Comp.	Н	Н

<sup>\*</sup>Usually a nonsense operation. See applications section of data sheet.

#### **Functional Description**

The 'S557 and 'S558 multipliers are 8x8 combinatorial logic arrays capable of multiplying numbers in unsigned, signed twoscomplement, or mixed notation. Each eight-bit input operand X and Y has associated with it a mode control which determines whether the array treats this number as signed or unsigned. If the mode control is at a High logic level, then the operand is treated as a twos-complement number with the most-significant bit having a negative weight; while, if the mode control is at a Low logic level, then the operand is treated as an unsigned number.

The multiplier provides all 16 product bits generated by the multiplication. For expansion during signed or mixed multiplication the most-significant product bit is available in both true and complemented form. This allows an adder to be used as a subtractor in many applications and eliminates the need for certain SSI circuits.

Two additional inputs to the array,  $R_S$  and  $R_U$ , allow the addition of a bit at the appropriate bit position so as to provide rounding to the best signed or unsigned fractional eight-bit result. These inputs can also be used for rounding in larger multipliers. In the 'S557, these two inputs are generated internally from the mode controls and a single R input.

The product outputs of the multiplier are controlled by an assertive-low Output Enable control. When this control is at a Low logic level the multiplier outputs are active, while if the control is at a High logic level then the outputs are placed in a high-impedance state. This three-state capability allows several multipliers to drive a common bus, and also allows pipelining of multiplication for higher-speed systems.


#### Rounding

Multiplication of two n-bit operands results in a 2n-bit product†. Therefore, in an n-bit system it is necessary to convert the double-length product into a single-length product. This can be accomplished by truncating or rounding. The following examples illustrate the difference between the two conversion techniques in decimal arithmetic:

Obviously, rounding maintains more precision than truncating, but it may take one more step to implement. The additional step involves adding one-half of the weight of the single-length LSB to the MSB of the discarded part; e.g., in decimal arithmetic rounding 39.28 to one decimal point is accomplished by adding 0.05 to the number and truncating the LSB:

The situation in binary arithmetic is quite similar, but two cases need to be considered; signed and unsigned data representation. In signed multiplication, the two MSBs of the result are identical, except when both operands are –1; therefore, the best single-length product is shifted one position to the right with respect to the unsigned multiplications. Figure 1 illustrates these two cases for the 8x8 multiplier. In the signed case, adding one-half of the  $\rm S_7$  weight is accomplished by adding 1 in bit position 6, and in the unsigned case 1 is added to bit position 7. Therefore, the 'S558 multiplier has two rounding inputs,  $\rm R_S$  and  $\rm R_U$ . Thus, to get a rounded single-length result, the appropriate R input is tied to  $\rm V_{CC}$  (logic High) and the other R input is grounded. If a double-length result is desired, both R inputs are grounded for the 'S558, and the single R input is grounded for the 'S557.

†In general: multiplication of an M-bit operand by an N-bit operand results in an (M + N)-bit product.



#### NOTES:

- (a) In signed (twos-complement) notation, the MSB of each operand is the sign bit, and the binary point is to the right of the MSB. The resulting product has a redundant sign bit and the binary point is to the right of the second MSB of the product. The best eight-bit product is from S<sub>14</sub> through S<sub>7</sub>, and rounding is performed by adding "1" to bit position S<sub>6</sub>.
- (b) In unsigned notation the best 8-bit product is the most significant half of the product and is corrected by adding "1" to bit position S7.

Figure 1. Rounding the Result of Binary Fractional Multiplication.

# Signed Expansion

The most-significant product bit has both true and complement outputs available. When building larger signed multipliers, the partial products (except at the lower stages) are signed numbers. These unsigned and signed partial products must be added together to give the correct signed product. Having both the true and complemented form of the most-significant product bit available assists in this addition. For example, say that two signed partial products must be added and MSI adders are used; we then have the situation of adding together the carry from the previous adder stage plus the addition of the two negative most-significant partial-product bits. The result of adding these variables must be a positive sum and a negative carry (borrow). The equations for this are:

where C is the carry-in and A and B are the sign bits of the two partial products.

Now an adder produces the equations:

Examining these equations, it can be seen that, if the inversions of A and B are used, then the most significant sum bit of the

adder is the sign extension bit.

Sign ext = AB + 
$$\overline{BC}$$
 +  $\overline{CA}$  =  $\overline{\overline{AB}}$  +  $\overline{BC}$  +  $\overline{CA}$ ,


and the sum remains the same.

# 16x16 Twos-Complement Multiplication

The 16-bit X operand is broken into two 8-bit operands  $(X_7-X_0)$  and  $X_{15}-X_8$ , and so is the Y operand. Since the situation is that of a cross-product, four partial products are generated as follows:

where the subscript L stands for bits 7-0, ("low or least-significant half), and the subscript H stands for bits 15-8.

Expanded twos-complement multiplication requires a sign extension of the B and C partial products. Thus,  $\mathsf{B}_{15}$  and  $\mathsf{C}_{15}$  need to be extended eight positions to the left (to align with  $\mathsf{D}_{15}$ ). In this approach two more adders are required. But the complement of the MSB  $(\overline{\mathsf{S}}_{15})$  on the 'S558 can be used to save these two adders. Figure 2 shows the implementation of 16x16 signed twos-complement multiplication in this manner.



12

\* THESE ARE ADDER BLOCKS USING THE 'S381, A 4-BIT ALU FUNCTION GENERATOR, TO PERFORM A HIGH SPEED ADD OPERATION. THE 'S182 IA A LOOK-AHEAD CARRY GENERATOR AND IT REDUCES THE PROPAGATION DELAY. ALL THE ABOVE PARTS ARE AVAILABLE FROM MONOLITHIC MEMORIES INCORPORATED.

TOTAL MULTIPLY TIME = MULTIPLIER DELAY + ADDER LEVEL 1 DELAY + ADDER LEVEL 2 DELAY = 60 +44 +64 = 168 nsec

Figure 2. 16x16 Twos-Complement Signed Multiplication.

 X15
 X14
 X13
 X12
 X11
 X10
 X9
 X8
 X7
 X6
 X5
 X4
 X3
 X2
 X1
 X0

 Y15
 Y14
 Y13
 Y12
 Y11
 Y10
 Y9
 Y8
 Y7
 Y6
 Y5
 Y4
 Y3
 Y2
 Y1
 Y0

 B15
 B14
 B13
 B12
 B11
 B10
 B9
 B8
 B7
 B6
 B5
 B4
 B3
 B2
 B1
 B0

D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0

C15 C14 C13 C12 C11 C10 C9 C8 C7 C6 C5 C4 C3 C2 C1 C0

\$31 \$30 \$29 \$28 \$27 \$26 \$25 \$24 \$23 \$22 \$21 \$20 \$19 \$18 \$17 \$16 \$15 \$14 \$13 \$12 \$11 \$10 \$9 \$8 \$7 \$6 \$5 \$4 \$3 \$2 \$1 \$0

ROUNDED RESULT

Figure 3. Unsigned Expansions of the 8x8 Multiplier to 16x16 Multiplication.

# Applications: How to Design Superspeed Cray Multipliers with '558s by Chuck Hastings

Multiplication, as most of us think of it, is performed by repeated addition and shifting. When we multiply using pencil and paper. according to the familiar elementary-school method, we first write down the multiplicand, and then write down the multiplier immediately under it and underline the multiplier. Then we take the least-significant digit of the multiplier, multiply that digit by the entire multiplicand, and record the answer in the top row of our workspace, underneath the line. Then we repeat, using now the second-least-significant multiplier digit, and record that answer below the first one, pushed one digit position (that is, "shifted") to the left. This process continues until we run out of multiplier digits (or out of patience), at which point we add up the constants of the whole diamond-shaped workspace and record at the bottom an answer which consists of either m + n - 1 digits or m + n digits, where there are m digits in the multiplier and n digits in the multiplicand. An example, voila':

```
125 (multiplicand)
x107 (multiplier)
875 (7 x 125)
000 (0 x 125, shifted left one digit position)
125 (1 x 125, shifted left two digit positions)
13375 (sum of the above)
```

Figure 4. Decimal Multiplication

The decimal number system has no monopoly on truth — our ancestors simply happened to have ten fingers at the time when someone came up with the idea of counting. Binary numbers, as you know, are more copacetic than are decimal numbers with digital-logic elements, which like to settle comfortably into one voltage state ("High) or another ("Low"), rather than into one of ten different states. So we can repeat the above example using binary numbers, right? First, we convert our multiplicand and multiplier to binary:

$$125_{10} = 01111101_2$$
  
 $107_{10} = 01101011_2$ 

The subscripts 10 and 2 refer to the "base" or "radix" of the number system, 10 for decimal and 2 for binary. (Remember your New Math?) For sneaky reasons to be revealed soon, I've used 8-bit binary numbers, which is one bit more than necessary for my example, and added a leading zero. So, we multiply:

Figure 5. Binary Multiplication

I've left off the remarks this time, but they're just like the remarks in the decimal example, at least in principle. Just in case you doubt this answer, I'll convert it back:

191/0	edf 11 1	
hat be	2	
101	4	
0 1110	8	
1.1	16	
und all	32	
0	0	nerif sw ((ea 64) stebbs ISM br
0	0	polyer of ( m128) mso arthrediap
0	0	ngia-laom (v. 256) awy and to do
0	0	deinay ser(rit 512) be to fluxer en
10112110	1024	
0	0	( 2048) A = 8
1	4096	
1	8192	
0	0	(16384)
0	0	
	13375	ow an edder produces the equal services of the

Figure 6. Binary-to-Decimal Conversion

Now look carefully at the diamond-shaped array of numbers in the workspace in Figure 5. Each row is either the multiplicand 01111101, or else all zeroes. The 01111101 rows correspond to "1" digits in the multiplier, and the all-zero rows to "0" digits in the multiplier. Life does get simpler in some ways when we switch to binary numbers: "multiplying a multiplier digit by the multiplicand" now means just gating a copy of the multiplicand into that position if the digit is "1," and not doing so if the digit is "0"

Seymour Cray, the master computer designer from Chippewa Falls. Wisconsin whose career has spanned three companies (Univac, Control Data, and now Cray Research) and many inventions, first observed some time in the late 1950s that computers also could actually multiply this way, if one merely provided enough components. This last qualifying remark: in those days when even transistors, let alone integrated circuits. in computers were still a novelty was by no means a trivial one! To prove his point (and satisfy a government contract), Cray designed, and Control Data built, a 48x48 multiplier which operated in one microsecond, about 1960. This multiplier was part of a special-purpose array processor for a classified application, and was so big that a CDC 1604 (then considered a large-scale processor) served as its input/output controller. In principle, such a multiplier at that time would have had to consist of 48 48-bit full adders or "mills," each of which received one input 48-bit number from the outputs of the mill immediately above it in the array, and the other 48-bit number from a gate which either allowed the multiplicand to pass through, or else supplied an all-zero 48-bit number. Actually, these mills have to be somewhat longer than 48 bits. Anyway, that is at least 2304 full adders, and in 1960 a full-adder circuit normally occupied one small plug-in circuit card.

A later version of this multiplier, in the CDC 7600 super-computer, could produce one 48x48 product out every 275 nanoseconds on a pipelined basis. The pipelining was asynchronous, and the entire humungus array of adders and gating logic could have up to three different products rippling down it at a given instant!

Back to the 1980s. Monolithic Memories has for several years produced an 8x8 Cray multiplier, the 57/67558, as a single 600mil 40-pin DIP. After we invented this part, AMD secondsourced it, and by now it has become an industry standard. We now also have faster pin-compatible parts, the 54/74S558 and 'S557. Like other West Coast companies 2,000 miles from Wisconsin and Minnesota where Seymour Cray does his inventing, Monolithic Memories has generally used the term "combinatorial multiplier" instead of "Cray multiplier" for this type of part. However, "combinatorial multiplier" has nine extra letters and five extra syllables, and also inadvertently implies that the technique involves combinatorial logic rather than arithmetic circuits. Some West Coast designs, including our 67558, use a modified internal array with only half as many fulladder circuits and slightly different interconnections, based on the two-bit "Booth-multiplication" algorithm (see reference 1), plus the "Wallace-tree" or "carry-save adder" technique (see references 2 and 3). Conceptually, however, the entire chip or system continues to operate as a Cray multiplier.

The '558, in particular can be thought of as a static logic network which fits exactly the binary multiplication example of Figure 5. (See now why I insisted on using 8-bit binary numbers?) There are no flipflops or latches whatever in the '558 — it is a "flow-through" device. Its 40 pins are used up as follows:

Use of Pins	Input, Output, or Voltage	Number of Pins
Multiplier	no settiper eq	8
Multiplicand	SALVA A SALVA	8
Double-Length Product	0	16
Complement of Most- Significant Bit of Double-	and to faster	1116 381)
Length Product	veilding blocks from	
3-State Output Enable	Jose a nittley neith	smirinus voi
8-Bit-Input Number- Interpretation-Mode	ation of the outp	2
Control		
Rounding Control for Product		2
Power and Ground	V	_ 2
		40

Table 1. Use of Pins in the '558

The two number-interpretation-mode control pins, one for the multiplier and one for the multiplicand, allow the format for each of these two 8-bit input numbers to be chosen independently, as follows:

Control Input	Interpretation of 8-bit Input Number
Peterson, Eleginonics	8-bit unsigned
Н	7-bit plus a sign bit

Table 2. Mode Control Input Encoding

The two rounding control pins allow either integer (right-justified) or fractional (left-justified) interpretation of the 14-bits-plus-sign double-length product of two 7-bits-plus-sign numbers for internal rounding of the double-length result to the most accurate 8-bit number. The control encoding is:

R <sub>S</sub> Input	R <sub>U</sub> Input	Effect
L	L	Disable Rounding
L	cH (32 n)	Round Unsigned
Н	Lumini	Round Signed
Н	Н	Nonsense (see below)

Table 3. Rounding Control Input Encoding

Rounding is normally disabled if the entire 16-bit double-length product output is to be used. If only an 8-bit subset of this product is to be used, this subset can be either bits 15-8 for unsigned rounding as shown in Figure 7, or bits 14-7 for signed rounding as shown in Figure 8. In either case, a "1" is forced into the '558's internal adder network at the bit position indicated by the arrow, adding a "1" into the bit position below the least-significant bit of the final answer has the effect of rounding, as you can see after a little thought. Obviously, forcing a "1" into both of these adder positions at the same time is a nonsense operation for most applications — it adds a "3" into the middle of the double-length result.




Figure 7. Unsigned Rounding




Figure 8. Signed Rounding

By now you probably have a fairly good idea of what a '558 is, and would like a few hints as to how to use it, right? First of all, there is an occasional application in things like video games for very fast multiplication, either 8x8 or 16x16, controlled by an 8-bit microprocessor, where there would be one '558 per system (see reference 4). More typically, however, the '558 is a building block, and several of them are used within one system; in fact, maybe more than several — "many." In the usual Silicon-Valley jargon, we can cascade a number of '558 (8x8) Cray-multiplier chips to create larger Cray multipliers at the systems level.

For the sake of concreteness, I'll discuss the case of 56x56 multipliers, which are appropriate in floating-point units which deal with "IBM-long-format" numbers which have a 56-bit mantissa. Any computer which emulates, or uses the same floating-point format as, any of the following computers can use such a multiplier:

12

IBM 360/370 Amdahl 470 Data General Eclipse Gould/System Engineering SEL 32 Norsk Data 500 (different format)

There are two basic approaches: serial-parallel, and fully parallel. The serial-parallel approach uses seven '558s, and requires seven fully multiply-and-add cycles. On the first cycle, the least-significant eight bits of the multiplier are multiplied by the entire multiplicand, and this partial product is saved. On the second cycle, the next-least significant eight bits of the multiplier are multiplied by the multiplicand, and that product (shifted eight bit positions to the left) is added into the first partial product to form the new partial product. And so forth, for five more cycles. It's almost like our decimal-multiplication example of Figure 1, except that instead of base-10 decimal digits we now have base-256 superdigits.

The fully-parallel approach totally applies Cray's usual design philosophy (sometimes characterized as "big, fast, and simple") at the systems level. It uses 49 '558s, in seven ranks; the 'i'th rank performs an operation corresponding to that done during the 'i'th cycle in the serial-parallel implementation. A complete mill is used to add the outputs of one rank of '558s to those of the rank above it. Or, alternatively, these mills can be laid out in a "tree" arrangement, such as:




Figure 9. "Tree" Summing Arrangement of Mills for a 56x56 Cray Multiplier

Each letter stands for one rank of '558s, and each "+" stands for a mill of the indicated length. More involved "Wallace-tree" techniques are usually preferable. (See reference 3). If the least-significant half of the double-length product is *never* needed, only 34 'S558s are required. There is one subtlety which needs to be mentioned. If, conceptually, a '558 looks like a diamond —




Figure 10. A Single '558 in "Diamond" Notation

then, the 8x56 multiplier for the serial-parallel configuration (which is also one rank of the fully-parallel configuration, which has seven such ranks) looks like this:




Figure 11. 8x56 Cray Multiplier in "Diamond" Notation

As you may discover after a moment's thought, each slanted double line in Figure 8 calls for addition of the outputs of two '558s — the eight most significant bits of one, and the eight least-significant bits of the next one to the left. There must also be an extra adder (or at least a "half adder") to propagate the carries from this addition all the way over to the left end of the result. The upshot is that an extra 56-bit mill is needed, in addition to the '558s. The eight least-significant bits of the least-significant '558 do not have to go through this mill, since they do not get added to anything else.

One final note: building up a large Cray-multiplier configuration out of '558s requires a *lot* of full adders, or else a lot of something else equivalent to them. Monolithic Memories also makes the 54/74S381 (a 4-bit "ALU" or "Arithmetic Logic Unit") and the 54/74S182 (a carry-bypass circuit which works well with the '381); and two faster ALUs, the 54/74S381A and the 54/74S382A, are in design. These ALUs and bypasses are excellent building blocks from which to assemble the mills used for summation within a rank of '558s, and also the mills used for tree-summation of the outputs of all ranks. For how to put together one of these mills using '381s, '382s, and '182s, see reference 1. For how to use PROMs as Wallace trees, see reference 3.

Now you can go ahead, design your Cray multiplier out of '558s, and start multiplying full-length numbers together in a fraction of a microsecond. Sound like fun?

#### References

- "Doing Your Own Thing in High-Speed Digital Arithmetic," Chuck Hastings, Proceedings of the Sixth West Coast Computer Faire, San Francisco, California, April 3-5, 1981; pages 492-510.
- "Real-Time Processing Gains Ground with Fast Digital Multiplier," Shlomo Waser and Allen Peterson, *Electronics*, September 29, 1977.
- "Big, Fast and Simple Algorithms, Architecture, and Components for High-End Superminis," Ehud "Udi" Gordon and Chuck Hastings, 1982 Southcon Professional Program, Orlando, Florida, March 23-25, 1982, paper no. 21/3.
- "An 8x8 Multiplier and 8-bit μP Perform 16x16-bit Multiplication," Shai Mor, EDN, November 5, 1979.

NOTE: All of these references are available as application notes from Monolithic Memories.

	N74LS241 SN54LS241 N74LS244 SN54LS244 N74LS341 SN54LS341 N74LS344 SN54LS344				
1	945 5340 SN54L5340				
SNA	litary Products Division	Mi			
M 3	PRON				
M 4	ROM				MOS Driver MOS Driver
ANS	CHZCTHONO CHZCZANI				
rs 5	Character Generators				
TM 6	PLETA				
J	STEPLEME DEPONDE	design to			
its 7	PAL®/HAL® Circuits				
842	8835 87				32mA los
<b>8</b>	HMSI"				
	PICO PROGRAM				
0 9	FIFO				
es 10	Memory Support Series	nalzinali'			
jic 11	tic Elements and Logic	Arithme		Non-invert	Clock Enable Open Collecto
46			-		32mA loc
rs 12	Multipliers/Dividers			invert	Jol Amse
ce 13	Interface	>			
on 14	General Information		/		
gs 15	Package Drawings		$\neg$ /		L
rs 16	esentatives/Distributors	Renre	,		

# **8-Bit Interface Selection Guide**

# 8-Bit Interface

Part Number		Function	Function Power	Polarity	Feature
Commercial	Military	Function	rower	Polarity	reature
SN74LS241 SN74LS244 SN74LS341 SN74LS344	SN54LS241 SN54LS244 SN54LS341 SN54LS344		LS	Non-invert	Schmitt Trigger Schmitt Trigger
SN74LS210 SN74LS240 SN74LS310 SN74LS340	SN54LS210 SN54LS240 SN54LS310 SN54LS340	Dutter	23	Invert	Schmitt Trigger Schmitt Trigger
SN74S241 SN74S244 SN74S731 SN74S734	SN54S241 SN54S244 SN54S731 SN54S734	Buffer	S	Non-invert	MOS Driver MOS Driver
SN74S210 SN74S240 SN74S700 SN74S730	SN54S210 SN54S240 SN54S700 SN54S730		3	Invert	MOS Driver MOS Driver
SN74LS245 SN74LS645 SN74LS645-1	SN54LS245 SN54LS645	Transceiver	LS	Non-invert	48mA I <sub>OL</sub>
SN74LS373	SN54LS373		LS	Non-invert	
SN74LS793	SN54LS793			INOT HIVET	Read Back
SN74LS533	SN54LS533			Invert	-
SN74S373 SN74S531	SN54S373	Latch	S	Non-invert	32mA I <sub>OL</sub>
SN74S533 SN74S535	SN54S533		0	Invert	32mA I <sub>OL</sub>
SN74LS273	SN54LS273				Master Reset
SN74LS374	SN54LS374		LS	Non-invert	
SN74LS377	SN54LS377		20		Clock Enable
SN74LS534	SN54LS534			Invert	
SN74LS794	SN54LS794	Register			Read Back
SN74S273	SN54S273				Master Reset
SN74S374	SN54S374		4	Non-invert	
SN74S377	SN54S377		1		Clock Enable
SN74S383	SN54S383		S	TO SECURISE DE LA CASA	Open Collector
SN74S532					32mA I <sub>OL</sub>
SN74S534 SN74S536	SN54S534	MAN /		Invert	32mA I <sub>OL</sub>

#### Contents

	election Guidets		
SN54/74LS210	8-Bit Buffers		
SN54/74LS240	8-Bit Buffers		
SN54/74LS241	8-Bit Buffers		
SN54/74LS244	8-Bit Buffers		
SN54/74S210	8-Bit Buffers		
SN54/74S240	8-Bit Buffers		
SN54/74S241	8-Bit Buffers		
SN54/74S244		13-15	
SN54/74LS310	Octal Buffer with Schmitt Triggers		
SN54/74LS340	Octal Buffer with Schmitt Triggers		
SN54/74LS341	Octal Buffer with Schmitt Triggers		
SN54/74LS344	Octal Buffer with Schmitt Triggers		
SN54/74LS245	Octal Transceiver		
SN54/74LS645	Octal Transceiver		
SN74LS645-1	Octal Transceiver		
SN54/74LS273	Octal Registers with Master Reset		
SN54/74LS377	Octal Register with Clock Enable		
SN54/74S273	8-Bit Registers with Master Reset		
SN54/74S377	8-Bit Register with Clock Enable		
SN54/74LS373	Octal Latches		
SN54/74LS374	Octal Register		
SN54/74S373	Octal Latch		
SN54/74S374	Octal Register		
SN54/74S383	8-Bit Register with Clock Enable and Open-Collector Outputs		
SN54/74LS533	8-Bit Latch with Inverting Outputs		
SN54/74LS534	Octal Register with Inverting Outputs		
SN54/74S533	8-Bit Latch with Inverting Outputs		
SN54/74S534	Octal Register with Inverting Outputs		
SN74S531	8-Bit Latch with 32 mA Outputs		
SN74S532	Octal Register with mA Output		
SN74S535	8-Bit Latch with Inverting, 32 mA Outputs	13-54	
SN74S536	Octal Register with Inverting,		
	32 mA Outputs	13-54	
SN54/74S700	Octal Dynamic-RAM Driver with 3-State Outputs	13-59	
SN54/74S730	Octal Dynamic-RAM Driver with 3-State Outputs	13-59	
SN54/74S731	Octal Dynamic-RAM Driver with 3-State Outputs	13-59	
SN54/74S734	Octal Dynamic-RAM Driver with 3-State Outputs		
SN54/74LS793	8-Bit Latches/Registers with Readback		
SN54/74LS794	8-Bit Latches/Registers with Readback		

13

**Chuck Hastings and Bernard Brafman** 

#### Introduction

A few years ago, 20-pin 8-bit buffers, registers, latches, and transceivers came into existence as a rather hapha; ard upwards evolution from the MSI devices available in the mid-1970s. As time went on, usage of these parts increased until they became one of the fundamental computer-system building-block "primitives"—the "glue" which holds the entire system together. System designers demanded, and semiconductor manufacturers provided, many refinements such as inverting outputs to reduce parts count in assertive-low-bus systems, high-drive outputs to rescue designs with overloaded buses, Schmitt-trigger inputs to likewise rescue designs troubled with severe bus noise, high-voltage outputs specifically suited for driving MOS inputs, series-resistor outputs for driving highly capacitative loads such as dynamic-MOS address buses, and so forth.

Today the demands are to reduce component costs and system board area. Reducing parts count achieves both of these objectives at one stroke. With the development of the 300-mil 24-pin SKINNYDIP™ package, it is now possible to effectively incorporate the equivalent of two 20-pin 8-bit interface parts into one 24-pin "16-bit interface" part. The approach is to look for common configurations of pairs of 8-bit parts, and implement the pair as a single chip. Common configurations include back-to-back "registered transceivers," with the same options already available in the 20-pin 8-bit parts, and pipeline registers.


#### **Interface Basics**

Where Do Interface Circuits Fit In?

Interface circuits appear as unglamorous bread-and-butter commodity items, as compared to many of the other more complex integrated circuits of today: their sales volume is very high, their average selling price is comparatively low, and essentially interchangeable parts are offered by several suppliers. They have the humble role of being the "glue" which holds digital systems together; they are means rather than ends in themselves.

When preliminary system block diagrams turn into detailed schematics, the *blocks* turn into complex circuits—microprocessors, multipliers/dividers, automatic dynamic-MOSRAM refresh controllers, high-speed FIFOs, programmable-logic circuits, arithmetic-logic units, and so forth. But then, however, the *lines* between those blocks turn into interface circuits, which must be there in the final design but never explicitly get noticed during the conceptual-design stage!

The term "interface" is actually a bit of a misnomer, since it implies that these parts always occur at a boundary between two somewhat different types of logic. That may have been true once, and it is still true that many of the circuits commonly called "interface" have inputs and/or outputs which are different electrically from those of, say, triple three-input NAND gates produced using the identical solid-state-circuit technologies. But a general working definition of "interface circuits" also has to cover some other parts which get used in similar system roles, but have normal inputs and normal totem-pole or three-state outputs. One such definition, current today at Monolithic Memories, is



"... ultra-high performance integrated circuits which do not lend themselves to higher levels of integration, due either to their parallel data structure or to the electrical properties of their inputs and/or outputs."

Interface circuits get used wherever data must be held, transmitted on demand, power-amplified, level-shifted, read from a noisy bus, inverted, or otherwise operated upon in some simple electrical way. If more complex transformations of the data are called for, of a predominantly mathematical rather than electrical nature, the designer will typically try to perform the required operations with readymade LSI or MSI circuits. Even here, of course, interface circuits often have the inconspicuous but crucial role of performing format conversion so that several LSI circuits can communicate with each other. Still, they are viewed as "overhead," which system designers try to minimize and semiconductor producers often rank well below their top level of corporate priorities.

But interface circuits are here to stay, at least for several more years. And the realization is growing among both users and producers of semiconductors that, since interface parts are not about to vanish soon, they need to be treated as something more than afterthoughts to the design process. Users who select interface circuits shrewdly are achieving real gains in system performance and reliability, and significant reductions in system size, weight, and power consumption. Producers who do a conscientious and professional job of developing and marketing these humble parts are finding increased demand for their wares, even during recessions.

Two major trends currently evident in the world of interface circuits are:

- The emergence of an orderly, matrix-like approach to interface products, so that taken all together they form an array rather than simply a splendid jumble of assorted types.
- A strong emphasis on increasing the number of data bits which can be handled or accomodated by a single interfacecircuit package.

What Kinds of Interface Circuits Are There?

Commonly, the label "interface circuit" is applied to any of a diverse collection of miscellaneous devices which don't seem to fit into any other classification. As the term is used here, however, it means either one of three basic 8-bit types—buffers, latches, and registers—which are simple interface circuits, or else one of several 16-bit compound interface circuit types such as transceivers and pipelines.

Buffers merely "pass" or transmit information at increased power levels. Most contemporary buffer circuits, including 20-pin 8-bit buffers, also have an electronically-selectable electrical-isolation capability. Such a *three-state* buffer has a type of output which can be switched into a "hi-Z" (high-impedance) state in which it does not drive, nor appreciably load the circuit node to which it is attached

True or noninverting buffers pass the input information along with the same polarity (i.e., conventions in the representation of ones and zeroes by high and low voltages) that it had when it was received. Inverting buffers reverse the polarity of the input information from what was received, complementing all ones to zeroes and all zeroes to ones.

Most buffers feature standard PNP inputs. However, the 'LS340/341/344/310 buffers feature Schmitt-trigger inputs, with a guaranteed 400-millivolt deadband (typically 800 millivolts) centered about the switching threshold voltage. (This notation is shorthand for "SN54/74LS340, SN54/74LS341, SN54/74LS344, SN54/74LS310," and will be used frequently hereafter.) These Schmitt-trigger buffers won't respond to input noise pulses which would make buffers with normal inputs start to switch, as long as the noise pulses do not completely cross the deadband; thus noise immunity is improved.



"...THE LS340/341/344/310 BUFFERS FEATURE SCHMITT-TRIGGER INPUTS, WITH A GUARANTEED ... DEADBAND ..."

Latches and registers have the same basic capability as buffers, but also have the additional capability that they retain stored information as long as power is supplied to them. Each of these circuit types requires an additional control signal in order to perform its system function.

More specifically, *latches* use an *enable* signal. When this signal is on, they store information, and their outputs do not change even if the information presented to their inputs changes. When their enable signal is off, latches act just like buffers. Turning on the enable signal in effect "freezes" in place whatever information was passing through the latch, so that the latch stores it.

Registers use a clock signal instead of an enable signal. When the clock signal goes through a transition from off to

which the clock is in a steady-state condition (a lever), either on or off, or even when the clock goes through a transition from on to off (a "falling edge"), the outputs of the register do not change. Thus, unlike latches, registers lack a mode in which they act exactly like buffers and pass information directly from their inputs to their outputs. This lack is a consequence of the control signal being "edge-sensitive" rather than "level-sensitive."

Transceivers are bidirectional interface circuits capable of interconnecting two buses so that information can pass in either direction. Most of the transceiver parts in production today are buffer transceivers-they are like two crosscoupled buffer circuits within a single 20-pin package A 16-bit buffer transceiver has eight A-bus data pins and eight B-bus data pins. Either the A-to-B buffers may be enabled or the B-to-A buffers, or neither; if both sets of buffers were to be enabled, obviously there would be a race condition on each of the data lines, and so the control structure of some buffer transceivers specifically disallows that mode of operation. (Some other types do allow it.) Buffers which are not enabled are, of course, in the hi-Z state. Thus each buffer transceiver interface circuit consists of eight logical elements, and each of these logical elements consists of two simple-buffer elements cross-coupled back-to-back so that the input line for one is the output line for the other and conversely

Latch transceivers and register transceivers have not yet become major factors in the marketplace, but several semiconductor houses now have such devices in development. Two factors have delayed their introduction relative to that of buffer transceivers: they require too many control signals to fit into a standard 20-pin interface-circuit package, and they dissipate more power than buffer transceivers. Both of these problems have by now essentially been solved.

Pipelines are unidirectional interface circuits having more than one full-width internal latch/register or "stage" but typically having just one set of parallel data inputs and one set of parallel data outputs. Two-stage latch pipelines, and both two-stage and four-stage register pipelines, are coming soon also. The four-stage devices can store twice as much information per package, but the two-stage devices can be reconfigured more flexibly and have a greater degree of separate control for each stage.

# **Understanding and Using Interface**

**How Designers Choose Interface Circuits** 

In the real world, a digital-logic designer doesn't set out deliberately to use some particular interface circuit whose properties he has carefully learned, in the same way that he might for instance set out to use a bit-slice registered ALU or a multiplier/divider. Rather, as we have said, it is much more likely that it all starts with some innocent-looking little line between two blocks on his preliminary system block diagram which, it turns out, can't really be just a simple little line after all.

Maybe the data which travels on that little line goes away at the source unless the little line is actually also capable of seizing it at the proper time and remembering it. Or maybe the end of the little line is an assertive-low system bus, with enough loads hanging off it to call for almost 30 milliamps of drive capability in whatever contemplates driving the bus, which doesn't quite jibe with the 2-milliamp drive capabilities and assertive-high outputs of the MOS LSI device from which the data is coming.

13

At this point the designer needs an interface circuit, and—wittingly or unwittingly—he must go through a several-stage decision process to determine what interface circuit he needs to actually implement that little line, before his block diagram can turn into a system. He must also fervently hope that, by the time he gets to the final twig on his decision tree, the interface part he needs will turn out to actually exist. Figure 1 is an example.

A top-down design approach, as illustrated in Figure 1, isn't always wise with integrated circuits, simply because the chances are fairly good that the desperately needed circuit actually won't exist<sup>f1</sup>. And there was a time, not all that long ago, when only a quasi-random subset of all of the obviously possible variations of the basic interface parts had reached full production status, so that they could be bought and plugged in. The hapless designer just had to memorize what that subset was, and do his design bottom-up from there.

Today, chaos is giving way to order, and enough of the possible interface parts which a designer might want do by now exist (or will exist shortly) that the kind of top-down thought process portrayed in Figure 1 really will work out all right when designing with interface. For instance, the line of interface parts now in production at Monolithic Memories is sufficiently orderly to be organizable into the matrix of the Interface Selection Guide on page 13-2 of this data book. Although this Guide is still somewhat irregular, it is at least recognizable as first-cousin to a logic-design Karnaugh map, and you can actually get your hands on any of the interface parts in the matrix.




Figure 1. Interface-Circuit-Selection Decision Tree

The dimensions of variation for interface parts in any such Karnaugh map are, of course, two-valued "Boolean" variables. It is realistic from both logical and historical viewpoints to consider that all of the interface parts of the Inter-

face Selection Guide have been derived from a very few basic types, by implementing those combinations which make sense of several two-valued properties of interface parts. These are:

- Commercial versus military temperature-range operation.
- High-speed Schottky (S-TTL) or low-power Schottky (LS-TTL) speed/power range.
- Noninverting or inverting outputs.
- No memory capabilities in the logical elements, so that they operate as buffers; or memory capabilities therein, further subdivided according to whether the logical elements operate as latches or registers.
- Compound 16-bit interface circuits or simple 8-bit interface circuits.
- Hi-drive or standard levels of current-sinking capability (I<sub>OI</sub>) at the outputs.
- For non-three-state parts, master-reset or clock-enable control inputs.
- Series-resistor or standard outputs.

Obviously, not all imaginable combinations of the above properties actually exist as parts, or would even be useful if they did; and semiconductor houses cannot afford for long to offer 2<sup>n</sup> interface-circuit part types for rapidly increasing n. Moreover, certain of the properties which today have just two possible major choices (e.g., S-TTL and LS-TTL) may soon have more than two.

Nevertheless, by now the matrix approach has been fullyenough implemented to offer a very helpful perspective to the working designer.

Part numbers today allow some of the properties of interface circuits to be directly inferred, at least if the part number follows the conventions of the industry-standard "54/74" numbering series. 54/74 part numbers have a well-defined format VVE4TxxxP, with the following interpretation:

- VV a prefix which varies somewhat from vendor to vendor, although several vendors now use the prefix "SN."
- E4 a temperature-range environmental specification. "54" implies the military temperature range (−55°C to +125°C), and "74" the commercial temperature range (0°C to +70°C for several vendors, and 0°C to +75°C for Monolithic Memories). In any case, interface circuits must run properly over a very wide temperature range.
- T a solid-state-circuit technology. Upwards of a dozen of these have been promoted, with widely varying success, during the last decade. The earliest one, plain old gold-doped TTL, omitted using any special letter in part numbers. Today, the two dominant technologies are "S" (high-speed Schottky) and "LS" (low-power Schottky). Others likely to become quite important include "F" (for "FAST," a lower-power form of high-speed Schottky), "ALS" (advanced low-power Schottky), and "SC" and HCT" (isoplanar CMOS processed to be fully TTL-voltage-level compatible).
- xxx a two-digit, three-digit, and today sometimes even four-digit number which uniquely specifies the pinout of the part and its "functional behavior" (see the explanation which follows), independent of speed/ power range.

240 Octob Boller




Figure 2. Pinouts for the Three Basic 20-Pin Interface Parts

 p a package type: plastic, cerdip, flatpack, leadless chip carrier, sidebrazed ceramic, small-outline surface-mount, or whatever.

The functional behavior of a circuit can be defined somewhat circularly as "what a designer needs to know about the circuit in order to construct designs which operate properly using parts from any supplier interchangeably." This definition is akin to one classic definition of computer architecture as "... the structure of the computer a programmer needs to know in order to be able to write any program that will correctly run on the computer." 2



RUN PROPERLY OVER A VERY WIDE TEMPERATURE RANGE

Two parts produced using different solid-state-circuit technologies may exhibit essentially the same functional behavior. If that is the case, and if either part will also satisfy system timing constraints (which is an issue quite separate from that of "functional behavior") and input/output voltage compatibility constraints, the designer does not need to care what kind of internal gates are used within the part—Schottky TTL, ECL, CMOS, NMOS, or water wheels. On the other hand, two parts produced using the same technology may have subtle, or even drastit, differences in their ductors in defive outputs, or Schmitt-trigger inputs whereas the other does not.

#### The Matrix of Interface Part Types

The interface parts of the Interface Selection Guide all have one of just three different pinouts, shown in Figure 2, in their usual 20-pin plastic or cerdip SKINNYDIP™ form.

All of the buffers have the same pinout as the '\$240. They differ in speed/power range, in the polarity of the outputs, in the noise-rejection capabilities of the inputs (Schmitt-trigger or standard), and in enable structure (complementary or assertive-low) as shown in Figure 3, which really is unequivocally a Karnaugh map.



- NOTES: \*—announced by Texas Instruments, and in development at Monolithic Memories.
  - \*\*- in development at Monolithic Memories.

Figure 3. 8-Bit Three-State Buffers


All of the latches and registers have the same pinout as the \$S374. They differ in whether the memory control line is level-sensitive (latch) or edge-sensitive (register), in speed/power range, in the polarity of the outputs, and in the lot (current-sinking drive) capability of the outputs as shown in,the Karnaugh map of Figure 4.



Figure 4, 8-Bit Three-State Latches and Registers

The three transceivers of the Interface Selection Guide are more specifically buffer transceivers—compound 16-bit interface circuits like two 8-bit buffer circuits cross-coupled "back-to-back" within a single device. They differ in input-current and output-leakage-current specifications, which here are indistinguishable for test purposes since every data pin is both an input and an output; the 'LS245 specification is tighter. (The 'LS245-1 is also specified as faster, but that is not a difference in "functional behavior.") There is also a difference in IoL capability; the 'LS645-1 is specified as higher. Actually, all three devices undergo identical fabrication, and are separated only at final testing; for instance, those 'LS645s capable of meeting the 48-mA IoL specification in both directions drop into a separate bin.

Upcoming developments in interface parts will tend in many cases to follow the matrix approach, at least partially. Even where the new parts do not fit perfectly into the matrix of existing parts, some attention is likely to be paid to issues of balance and symmetry over the entire interface-circuit



In some cases, new interface parts directly "fill in the holes" in the matrix. For instance, the most recent additions to Monolithic Memories' line of interface parts are:


Function	Speed/ Power	Polarity	Feature	Part Number
Register	omes oint	Noninv.	Master Reset	SN54/74S273
Register	S niq amas e	Noninv.	Clock Enable	SN54/74S377 SN54/74S383@
	All Surface of the coulous and	Noninv.	Series Output Resistor	SN54/74S734*
Buffer	S	Noninv.	Series Output Resistor	SN54/74S731
Buffer	S	Inv.	Series Output Resistor	SN54/74S730
Buffer	S	Inv.	Series Output Resistor	SN54/74S700

NOTES: @ —The 'S383 differs from the 'S377 only in having open-collector outputs rather than totempole outputs.

\*-The 'S734 is a direct replacement for AMD's Am2966.

#-The 'S730 is a direct replacement for AMD's Am2965.

Table 1. Pending Additions to the Monolithic Memories Interface-Part-Type Matrix



"... THE 'S273 AND 'S377, LIKE THEIR LS-TTL COUNTER-PARTS, ARE DESIGNED WITH STANDARD TTL 'TOTEM-POLE' OUTPUTS ..."

The 'S273 and 'S377 bring to higher-performance TTL systems the same functional behavior which has long been available for medium-performance TTL systems, with the popular 'LS273 and 'LS377 parts. The 'S273 and 'S377, like their LS-TTL counterparts, are designed with standard TTL "totem-pole" outputs. Somehow, in the somewhat more charotic early days of 8-bit interface, the need for high-speed Schottky versions of these parts got overlooked by most interface producers.

Since the 'S273 and 'S377 are totem-pole-output parts, the control pin which gets used on the 'S374 (whose pinout they otherwise follow) for "Output Enable" for the three-state outputs is available for something else. The 'S273 uses it as a "Master Reset" (MR) input, capable of forcing all of the eight D-type flipflops on the chip into the off (low) state simultaneously, regardless of their previous state — or of the state of the clock line and/or the data-input lines. The 'S377, on the other hand, uses that same pin as a "Clock Enable" (CK EN) input, which in effect either allows the clock signal to reach the eight D-type flipflops on the chip, or else cuts it off from reaching the flipflops so that they are not clocked and just sit there holding whatever information they contained previously.

The major applications for these parts are in situations where 'S374s would be difficult to control appropriately. Because of the 'S273's MR input, its forte is control applicationsinstruction registers, microinstruction registers, timingpulse registers, and sequential circuits in general, and sometimes as eight individual separate D-type control flipflops in one package. In all of these applications, there has to be a way to force the system into some proper initial state, so that it "starts off on the right foot" and does not get into some unplanned-for, untestable, unpredictable machinepsycho condition on power-up. The 'S377, on the other hand, because of its CK EN input, is the optimum choice for the highest-performance TTL pipeline paths for data, instructions, microinstructions, and address parameters in "overlapped-architecture" machines such as array processors and high-performance minicomputers. Its opencollector counterpart, the 'S383, can be used to drive opencollector buses or to provide wired-OR or wired-AND logic functions.

The 'S700, 'S730, 'S731, and 'S734 feature a new type of output stage incorporating a series resistor, designed to efficiently drive highly-capacitative loads such as arrays of dynamic-MOSRAM inputs. Rise and fall times are more

..... ........... conditions. 'S730-type buffers are likely to perform better under realistic system conditions when driving large distributed capacitative loads is a major factor in the application.

Of these four new buffers, two-the 'S730 and 'S734-are second-source versions of the Am2965 and Am2966 respectively, originally introduced by AMD. The other two-the 'S700 and 'S731-are complementary-enable versions of the 'S730 and 'S734 respectively, just as the 'S210 and 'S241 are complementary-enable versions of the 'S240 and 'S244 respectively. Complementary-enable buffers excel in driving buses with two multiplexed sources for the information, such as instruction addresses and data addresses in a bit-slice bipolar microcomputer system.

The four new 'S730-type parts may be grouped with Monolithic Memories' existing line of buffers in a 2 × 2 matrix chart or Karnaugh map, with the dimensions of this map chosen to be the polarity of the second-buffer-group enable input E2 (here across the top) and the polarity of the data-buffer logical elements themselves (here down the side), thus:

		Polarity of E2*		
		E <sub>2</sub>	E <sub>2</sub>	
Polarity	Inverting	'LS240 'LS340 'S240 'S340# 'S730	'LS210 'LS310 'S210 'S310# 'S700	
of Data Buffers	Noninverting	'LS244 'LS344 'S244 'S344# 'S734	'LS241 'LS341 'S241 'S341# 'S731	

NOTES:\*- Since E<sub>1</sub> is assertive-low for all of these parts, the parts with an assertive-low E2 are "assertivelow enable" parts, whereas the parts with an assertive-high E2 are "complementary-enable"

#-In development at Monolithic Memories.

#### Table 2. 8-Bit Buffers Grouped by Polarity and Enable Structure

By this time, many presently-unused SN54/74xxx part numbers have already been reserved for other potential new parts, even though not all of these parts are yet in production. Nevertheless, it was at least possible to part-number these four series-output-resistor buffers in such a way that the relationship among the four types remains the same as for 'S240-type buffers. To state this another way, one can add 490 to the last three digits of the usual buffer part number to get the part number for the corresponding series-outputresistor part, e.g., 'S241 + 490 = 'S731, etc.

#### **Directions In The Evolution of Interface Parts**

More Bits per Package

Historically, the first interface parts were 16-pin TTL devices offered during the early 1970s, usually with four or six "logiAs the digital-electronics industry shifted from MSI to LSI integrated circuits, and from the quaint and irregular oldtime computer word lengths to word lengths which are multiples of eight bits (most often 8, 16, or 32), 8-bit interface devices became the only way to go for simple electrical data transformations - chip counts got intolerably high with 4-bit devices, and 6-bit devices were awkward misfits in most of the newer designs. And, to have eight input data lines, eight output data lines, power and ground, and two control signals, an integrated-circuit package has to have 20 pins.

To conserve board space, the width of this 20-pin package was chosen to be 300 mils (.300") like that of the overwhelming majority of the then-existing bipolar MSI and SSI devices. Hence, during the 1970s, the present 20-pin 300-mil SKINNYDIP™ package became the standard for interface circuits. One 20-pin SKINNYDIP™ takes up only about half as much board space as one of the older 600-mil 24-pin packages, which were then being used for a few early 8-bit interface parts such as the Intel 8212.



ONE 20-PIN SKINNYDIP" TAKES UP ONLY ABOUT HALF AS MUCH BOARD SPACE AS ONE OF THE OLDER 600-MIL 24-PIN PACKAGES

24-pin interface parts are obviously the next major development to come. In the early 1980s, mechanical packaging problems which previously had inhibited the introduction of a 24-pin 300-mil SKINNYDIP® where solved and this package is now also coming into widespresd use for PROMs, PAL® programmablelogic circuits and so forth. So what might one do with four additional pins in an interface part?

One answer is to spend all four of them for additional control signals in order to achieve more flexible parts, such as the Monolithic Memories SN54/74LS380 "multifunction" 8-bit register. (See page 8-16 of this data book.) This part is actually implemented with "hard-array logic" technology, and has an internal structure like one form of PAL®

Another answer is to spend all four of them for additional data signals, equally for inputs and outputs. The result is 10-bit interface parts with functionality similar to that of existing 20-pin 8-bit parts.

A middle-of-the-road answer is to divide them equally between control signals and data signals. This approach leads to 9-bit interface parts with improved functionality.

16-bit "double-density" interface™-circuits - dual 8-bit circuits in a single 24-pin SKINNYDIP™-are a more farreaching answer than the preceding ones. These circuits use the four extra pins to provide separate control inputs for both 8-bit internal groups, and also to provide improved functionality. The number of data pins is held at 16 by multiplexing the use of two 8-bit groups of input and/or output pins.

The motivation for 16-bit interface parts is, first of all, to cut component counts by replacing two parts with one in as many situations as possible, in order to save board space and assembly costs. Particularly in high-performance computers and array processors, the packaging itself is expensive when it must be designed to provide a proper signal-transmission environment for ultra-fast logic. An almost-50% cut in the board area required for the interface parts—here, as always, the "glue" which holds the whole system together—may result in major indirect savings.

But there are other incentives besides sheer cost reduction which favor cramming as much logic as possible into a given board area. There usually is only one board size in a chassis (or even in a system), and any logic subsystem which cannot fit onto one such board immediately incurs a *speed* penalty attributable to board-to-board communications—extra buffers for noise-free signal transmission, extra signal-path length on each board over to the edge where the connectors are, more extra length in the backplane wiring, and lots of additional inductance and capacitance permeating all of the above.

So, saving board area is very likely to improve *both* system cost *and* system performance, by increasing the probability that a given logic subsystem will fit onto just one board.

Interface-part internal element density has for many years been increasing at a rate which is, to say the least, unspectacular. Going from four to six to eight to sixteen logical elements in an interface-circuit package doesn't seem like a whole lot, compared for instance to going from 1K to 4K to 16K to 64K to 256K bits in a single dynamic-MOSRAM package in roughly the same number of years.

But, consider what a *true* LSI interface circuit would have to look like—one with the same magnitude of "equivalent gate count" being bandied about for today's microprocessors, dynamic MOSRAMs, and so forth. First of all, it would need to have several hundred data inputs and several hundred data outputs, so that the most immediately-plausible mechanical design for a package would resemble a sea urchin! And, if it were implemented using any present-day TTL technology, the part would dissipate enough *watts* to need cooling fins like a Porsche cylinder head!

And so it has turned out that progress over time in increasing the logical-element density for interface parts has been more or less linear, while progress in increasing the level of integration for microprocessors and dynamic MOSRAMs has been more or less exponential. It is no accident that a basic phrase of the definition for "interface circuits" quoted earlier in this paper is "... which do not lend themslues to higher levels of integration ..." If these same density trends continue, digital electronic systems of the future may actually have a higher proportion of packages allocated to interface circuits than is typical today, which if it happens is likely to surprise quite a few people.

#### Structure of 16-Bit Interface Circuits

Common configurations of two 8-bit interface parts used together furnish a natural starting point for the definition of useful 16-bit interface parts. When the same configuration tends to occur over and over again, it is natural to "draw a boundary around it and put it all on one chip," unless of course the resulting compound chip turns out to need too many pins.

Figure 5 illustrates three such two-part configurations which are observably very common, and intuitively very plausible:

- "Back-to-back" or "cross-coupled" (Figure 5A).
- "Nose-to-tail" or "pipelined." (Figure 5B.)
- "Side-by-side" or "parallel" (Figure 5C.)




Figure 5A. Back-to-Back Configuration




Figure 5C. Side-by-Side Configuration

Figure 5. Common Configurations of Two 8-Bit Interface

The back-to-back configuration, when applied to simple 8-bit buffers, leads to buffer transceivers such as the 'LS245. The 'LS245 is, of course, still a 20-pin part; the choice was made to change its enable structure from that which would be strictly implied by placing two 'LS244s back-to-back, in order to hold the package size to 20 pins and to disallow having both directions simultaneously enabled. These same statements continue to hold for the 'LS645 and 'LS645-1. The 'LS640 and 'LS640-1 are inverting buffer transceivers, and the 'LS643 and 'LS643-1 incorporate an 8-bit inverting buffer back-to-back with an 8-bit noninverting buffer; there are also open-collector equivalents to these parts and the 'LS645 and 'LS645-1. The entire series features the same

enable structure, with a master enable line E controlling both sets of buffers and a direction line DIR to allow just one direction to be enabled at a time.




Figure 6. Two-Stage Pipeline Register Configuration

Applied to 'LS373 latches and 'LS374 registers, the back-to-back configuration leads to the 24-pin 'LS547 latch transceiver and the 'LS546 register transceiver respectively. These parts are just what one would expect them to be, with individual output-enable and clock control inputs for each 8-bit group, except that there are enough pins to also give each group clock-enable control inputs like the 'S377. The 'LS567 and 'LS566 are the corresponding inverting parts.

The nose-to-tail and side-by-side configurations do not lead to anything very interesting with buffers, at least as long as there are only enough pins for one 8-bit input data path and one 8-bit output data path. Latches and registers, however, are entirely another matter. It turns out to be attractive to combine these two configurations, even though at first glance they look quite dissimilar, into a single "two-stage pipeline" configuration as shown in Figure 6. Such a twostage pipeline can operate in either a nose-to-tail mode or a side-by-side mode, according to the setting of the two internal multiplexers shown in Figure 6. Applied to 'LS373 latches and 'LS374 registers, this more powerful configuration leads to the 24-pin 'LS549 latch pipeline and the 'LS548 register pipeline. For these parts, the control inputs are a final-stage output enable, selects for each mux, a common clock (or latch-enable for the 'LS549) input for both stages, and individual clock-enable inputs for each stage.

To clarify the timing control of these parts, the 16-bit register parts ('LS546, 'LS566, and 'LS548) have individual clockenable signals for each 8-bit group, and either individual clock signals ('LS546 and 'LS566) or a common clock signal ('LS548). The 16-bit latch parts ('LS547, 'LS567, and 'LS549), since the "clock" signal turns into a level-sensitive latchenable signal, have two independent ways of enabling storage in each of the two stages. Thus, the 'LS547 and 'LS567 parts feature two separate and equivalent latch-enable control inputs for each 8-bit group, either one of which can cause the group to "latch up" and store information. The 'LS549 part has the same operating mode, except that each 8-bit group has one separate latch-enable control input and there is one more latch-enable input common to both groups.

As with other TTL 8-bit latches and registers, the partnumbering scheme assigns odd numbers to latches and even numbers to registers.

Front-loading latches are one other type of 16-bit interface part. The 'LS646 (noninverting) is to a first approximation an 'LS645 superimposed upon an 'LS546. (The numbering scheme wasn't planned to be that cute—it just happened.) The 'LS648 is a similar inverting part. To clarify what is

meant, each of the eight logical elesists of two back-to-back buffer flipflops, with a parallelled buffer A-to-B direction and a similar buthe B-to-A direction. The 'LS64F parts; there are also equivaler some other similar parts with a structure.



32-bit interface parts are also visible on the horizon. Two four-stage pipelines, the Am29520 and Am29521, are offered by AMD as members of a series of signal-processing parts, and Monolithic Memories plans to make them also. As compared to the 'LS548 and 'LS549, they offer twice as many stored bits per square inch of board, but considerably less flexibility in accessing and controlling register contents.

The matrix approach to classifying various interface parts can be extended to encompass transceivers and pipelines, as is done in Table 3. The correspondence between the various 8-bit simple-interface parts and the 16-bit compound interface parts which are in a sense derived from them, is summarized in Table 4.

Configu-	Buffers	Latches	Registers	Front- Loading Latches
Simple	'210 '310 '240 '340 '241 '341 '244 '344	'373 '531 '533 '535	'374 '532 '534 '536	oov oov
Back-to- Back	'245 '640 '640-1 '643 '643-1 '645 '645-1	'547 '567	'546 '566	'646 '648
Two-Stage Pipeline		'549	'548	THE-8

Table 3. Matrix Classification Scheme for 8-Bit and 16-Bit Interface Parts

Simple Interface Type	Compound Interface Type	Number Of Pins	Buffer	Latch	Regis- ter
hwo brises	Transceivers:				
244	'245 '645 '645-1		X		
240		20	X		
'240/'244	'643 '643-1	20	X Y AS		
'373	'547	24		X	
'374	'546	24			X
'533	'567	24		X	
'534	'566	24			11
	Pipelines:				
'373	'549	24		X	
'374	'548	24			X

Table 4. Equivalences Between Simple and Compound Interface Types

#### **4s Applications of Interface Parts**

Logic-Design Examples

veral illustrative designs using various interface parts may uggest some design insights and some creative ways to use interface. The designs presented have generally been excerpted from actual digital systems.

Reading a switch setting to establish an externally-defined system parameter, such as a device address, is a mundane but essential task in many microprocessor-based systems. Figure 7 illustrates how a group of eight switches may conveniently be read using a byte-wide buffer such as the 'LS244. Since the switches must be electrically isolated from the bus, the 'LS244's three-state outputs are disabled by control signals originated by the microprocessor until the time comes to read in the switch settings. Because the 'LS244 can supply up to 24 milliamps of I<sub>OL</sub> to drive the bus, this simple scheme can be utilized even on heavily-loaded system data buses.

If still more drive capability is needed, an 'S244 in the same configuration can sink up to 64 milliamps. And, if the system is to be operated in an industrial environment and the switch signals entering the buffer inputs are subject to severe noise, the Schmitt-trigger 'LS344 type of buffer can also be substituted for the 'LS224 with no other change to the circuit.




Figure 7. Switch-Setting Readin Circuit

Interfacing two separate buses is a very standard application for transceivers. Figure 8 shows an 'LS245, which has a control structure such that one control signal selects the direction of data transfer and the other one independently allows data transfer to be enabled or disabled. Thus, the two buses can be operated totally isolated from each other, or else either one may be made to follow the other. Depending on the drive-capability and polarity requirements of the application, any of the other buffer transceivers might be used here instead. Or, if memory as well as cross-coupling is required, a latch transceiver or register transceiver might also be used in a similar manner.

Driving a dynamic-MOSRAM address bus with a multiplexed row/column address can conveniently be done with an 'S700 as shown in Figure 9. This part is an inverting complementary-enable buffer with a series-resistor output structure, which is an ideal combination of characteristics here.

First of all, a TTL inverting buffer normally has one less transistor — and hence one less delay — in its internal data path than does an equivalent noninverting buffer, and hence is faster. And dynamic MOSRAMs really don't care if their addresses come in "true" or "complemented" form as long as that form never changes.

Second, a complementary-enable buffer can easily multiplex two different address sources to the same set of outputs without introducing extra switching delay, or allowing a momentary "bus fight" condition, if the same control signal (here CAS or "Column Address Strobe") is tied directly to both  $\overline{E}_1$  and  $\overline{E}_2$  and the two 4-bit groups of outputs are tied together.

Finally, because of the internal series resistor in the \$7700's output structure, this part (like the '\$730/1/4) can drive highly capacitative loads, of say up to 70 dynamic-MOSRAM inputs, without the need for external limiting resistors to control undershoot, resulting in a net system speed gain since signal rising and falling transition times remain symmetric. Otherwise, the effective logic delay of the buffer (which is simply the




Figure 8. Interfacing Two Separate Buses




Figure 9. Multiplexed Row/Column Address Drivers

worse of the two transition times) would get degraded, since the use of an external series resistor would have greatly lengthened the low-to-high transition time.

Demultiplexing and holding address and data words for single-bus microprocessors is an application which takes advantage of the strong points of the 'S531 as shown in Figure 10. Since the 'S531 is a "transparent latch" and can operate as a buffer when necessary, the memory system designer can take advantage of the full time slots when the address and data signals are present on the microprocessor outputs. Because the address and data signals are then present for a longer period of time at the 'S531 outputs, it may be possible to use slower (and therefore less expensive!) memory devices than if edge-triggered registers had been used here instead. The three-state outputs of the 'S531 allow the designer to implement bidirectional data buses and DMA address schemes. Variations on this approach can use 'S373s if less drive capability is needed, or 'LS373s if less speed is needed as well; or 'S535s, 'S533s, or 'LS533s under the same respective circumstances if the address and data buses to be driven are assertive-low




Figure 10. Address/Data Demultiplexer for Single-Bus
Microprocessors

according to the system definition. If the data-bus interface needs to have latching capability also for data returning to the microprocessor, then 'LS547s are an excellent choice.

Synchronizing the state changes of a PROM-based control sequencer is easily performed using a register with a clock-enable feature, like the 'LS377 shown in Figure 11. In this simple sequencer, a 4-bit counter steps through the PROM addresses. The counter may be reset to address 0000, or loaded with any 4-bit address. The 32 × 8 PROM, with five address lines, allows for one external input as well as the four bits from the counter. The PROM outputs are pipelined using the 'LS377, which eliminates PROM output glitches, synchronizes the state changes of the sequencer with the system clock, and speeds up the effective cycle time. The availability of enable control inputs on both the counter and the 'LS377 allows forcing "wait" states, where both the counter and the register hold their current state for extended periods of time. If a higher-speed implementation of this design is needed, a 74S161 or 93S16 counter can replace the 74LS161, one of Monolithic Memories' new 63S081 ultra-speed 32 × 8 PROMs (25 nanoseconds worstcase and 9 nanoseconds typical for tAA, instead of 50 and 37 nanoseconds respectively) can replace the 6331-1, and an 'S377 can replace the 'LS377.

#### Saving Designs at the Last Minute, or Planning Ahead

Designs hanging out over the edge of unworkability can sometimes be salvaged without any redesign effort, by replacing standard interface parts with hi-drive, Schmittrigger-input, or even just inverting pin-compatible parts. Hi-drive parts such as the 'S532 or 'LS645-1 get dropped into 'S374 or 'LS645 sockets respectively late in the design cycle, when the designer suddenly discovers that he has hung several too many inputs on his main system bus. Schmitt-trigger-input parts such as the 'LS341 likewise get

dropped into 'LS241 sockets shortly after the designer has recovered from his first observation of his actual bus waveforms on a good laboratory oscilloscope—it's that or back to the old drawing board. And, when he suddenly remembers after laying out a tightly packed board that "Oh, xxxx, that particular bus is assertive-low," it's nice to be able to simply substitute an 'S534 for an 'S374 in a few places rather than having to find room for several inverter packages. So a designer who has learned to think of interface parts in terms of the matrix approach will now and then find a particularly quick route to saving his skin.




Figure 11. Synchronous PROM-Based Control Sequencer

However, an astute designer may use hi-drive, Schmitttrigger-input, and inverting parts quite deliberately in order to gain speed, economy, drive capability, or noise immunity. A number of the industry-standard buses in the microcomputer world are assertive-low; and inverting buffers, latches. and registers are much more appropriate for connecting these to a microprocessor, or to a bit-slice arithmetic unit, than non-inverting parts with extra inverters in series just to make the polarity come out right. Similarly, Schmitt-trigger hex inverters whose only function in the data path is to provide noise immunity can be eliminated by using 'LS340-type buffers, which also provide significant drive capability and three-state outputs. The need to parallel three-state drivers and registers and split drive lines, just for extra drive capability, can be reduced or eliminated by using hi-drive parts. And, in an obvious but not trivial switch, substituting a high-speed Schottky part for a low-power Schottky equivalent part can beef up drive capability considerably.





Figure 12. Flat-Cable Transmission Scheme Using Hi-Drive and Schmitt-Trigger-Input Interface Parts

Board-to-board signal transmission via flat cable is a particularly nice application for both hi-drive and Schmitt-trigger-input interface parts. The 32-milliamp outputs of, say, an S532 are better matched to the characteristic impedance of flat cable (usually 100 to 120 ohms) than 20-milliamp outputs would be. An adequate scheme, in many cases, for the

Pick the Right 8-Bit or 16-Bit Interface for the Job

ground wire at each edge of the cable. Signal wires are driven by 32-mA hi-drive latches or registers, and the receivers are Schmitt-trigger-input buffers, and that's all there is to it—no resistors, capacitors, or black magic. For a strobe, clock, or control signal, a linear receiver such as a National Semiconductor 8837 is used together with a 180-ohm series resistor and a 3300-ohm shunt resistor to V<sub>cc</sub>, as shown in Figure 12. This overall scheme is compatible with some Digital Equipment Corporation buses, and is good for transmission distances of up to 25 feet.



and smart designers today have learned how to use them astutely. A powerful aid in doing so is to think of the set of interface parts as an array, which fits into a matrix whose dimensions are various circuit properties. Even though the rate of progress seems slow, the bit-density and functionality of interface parts is steadily increasing, and the time is approaching for designers to learn to take the next logical step and use 16-bit interface parts extensively in their systems, in order both to save cost and to improve overall system performance.

#### References

- r1. "Bottom-Up Design with LSI and MSI Components," Chuck Hastings, Conference Proceedings of the Fourth West Coast Computer Faire. 11-13 May 1979, pages 359-365. Available from the Computer Faire, 570 Price Avenue, Redwood City, CA 94063
- r2. "Architecture of the IBM System/360," G. M. Amdahl, G. A. Blaauw, and F. P. Brooks, IBM Journal of Research and Development, Volume 8 (1964), pages 87-101.
- r3. "The 20-Pin Octal Interface Family—Today's Computer-System Building Blocks," Chuck Hastings, applications note available from Monolithic Memories, Inc. A longer paper written when buffer transceivers were the only visible 16-bit parts, but with more detail on the 8-bit parts.

PAL® and SKINNYDIP® are registered trademarks and double-density interface™ is a trademark of Monolithic Memories, Inc.

### 8-Bit Buffers

MEA/745210/40/41/44 SM54/74L5210/40/41/44 SN54/74LS210 SN54/74LS240 SN54/74LS241 SN54/74LS244

SN54/74S210 SN54/74S240 SN54/74S241 SN54/74S244

#### Features/Benefits

- . Three-state outputs drive bus lines
- Low current PNP inputs reduce loading
- 20-pin SKINNYDIP® saves space
- · 8 bits matches byte boundaries
- Ideal for microprocessor interface
- . Complementary-enable '210 and '241 types combine multiplexer and driver functions


#### **Description**

These 8-bit buffers provide high speed and high current interface capability for bus organized digital systems. The threestate drivers will source a termination to ground (up to  $133\Omega$ ) or sink a pull-up to  $V_{\hbox{\scriptsize CC}}$  as in the popular  $220\Omega/330\Omega$  computer peripheral termination. The PNP inputs provide improved fan-in with 0.2 mA IIL on the low-power Schottky buffers and 0.4 mA IIL on the Schottky buffers.

The '240 and '244 provide inverting and non-inverting outputs respectively with assertive low enables. The '210 and '241 also provide inverting and non-inverting outputs respectively, but with complementary (both assertive-low and assertive-high) enables, to allow transceive or multiplexer operation.


All of the octal devices are packaged in the popular 20-pin SKINNYDIP®.


#### **Logic Symbols**



#### **Ordering Information**

PART NUMBER	PKG	TEMP	ENABLE	POLARITY	POWER
SN54LS210	J,F,L,W	Mil	High-	H	1
SN74LS210	N,J,L	Com	Low	Invert	H
SN54LS240	J,F,L,W	Mil	Low	invert	H
SN74LS240	N,J,L	Com	Low	4	10
SN54LS241	J,F,L,W	Mil	High-		LS
SN74LS241	N,J,L	Com	Low	Non- Invert	
SN54LS244	J,F,L,W	Mil	1		
SN74LS244	N,J,L	Com	Low		
SN54S210	J,F,L,W	Mil	High-		
SN74S210	N,J,L	Com	Low		
SN54S240	J,F,L,W	Mil		Invert	
SN74S240	N,J,L	Com	Low		0
SN54S241	J,F,L,W	Mil	High-		S
SN74S241	N,J,L	Com	Low	Non- Invert	
SN54S244	J,F,L,W	Mil	1		
SN74S244	N,J,L	Com	Low		







SN54/74LS244

#### **Function Tables**

E1	E2	1A	2A	1Y	2Y
L	L	L ge	X	ng Hyror	Z
L	L	Н	X	L	Z
L	H	L	L	Н	Н
ROUER	POLHRITY	ENABLE	SMHT	HPKG	L
L	Н	Н	L	L	H
L	Н	Hall	H	10 J.F.L. N	SNEWS
Н	H	X	mdo	LL Z	SNHILS
Н	Hall	X	Н	Z	SNEWS
Н	L.	X	X	Z	Z

#### 240

E1	E2	1A	2A	1Y	2Y
L	L	L	otiliano.	es Heer	
L	L	L	Н	Н	L
L	L	Hall sign	is drijve b	tate gutpu	-BSTHT 0
L	L	Н	Н	L	L
L	H 8	duce lpadir	X	GM Husen	JO WZ.
L	Н	н	X	L	. Z
Н	L	X	EARES AND	Z	H
Н	L	X	H	Z Z	Las Lon
Н	Н	X	X	Z	Z

#### -ngiH tiM W.

		SN745241

plexer and driver functions

These 8-bit buffers provide high speed and high current interace capability for bus organized digital systems. The three-state drivers will source a termination to ground (up to 1330) or sink a pull-up to V<sub>CC</sub> as in the popular 2200/3300 computer peripheral termination. The PNP inputs provide improved fan-in

#### 241

E1	E2	1A	2A	1Y	2Y
L	L	L	X	L	Z
L	L	Н	X	Н	Z
L	Н	L	L	L	L
L	Н	L	Н	L	Н
L	Н	Н	L	Н	L
L	Н	Н	Н	Н	Н
Н	Н	X	L	Z	L
Н	Н	X	Н	Z	Н
Н	L	X	X	7	7

#### 0.4 mA II on the Schottky 442

stuc <b>E1</b> o go	E2	1A	2A	q MY brit	12Y
				ees ahw y	
			I H	verting an	H
		H		H	
L	Carolina in	Н	Н	H H	Н
rio E mi	gog Hinti n	ackaded i	n an X aso	octal dev	Z
L	Н	H	X	H eq	Z
Н	L	X	L	Z	L
Н	L	X	Hali	Z	all Hali
Н	Н	X	X	Z	Z









#### Absolute Maximum Ratings

73001410 114411130	
Supply Voltage VCC	
Input Voltage	
Off-state output voltage	
Storage temperature -65°	

#### Operating Conditions

CVMBOL	PARAMETER	M	ILITAF	RY	COI	MMER	CIAL	UNIT
SYMBOL	TARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air temperature	-55		125	0		75	°C

# Electrical Characteristics Over Operating Conditions

OVMDOL	DAD	AMETER	TEST OO	NEUTIONIC	M	ILITARY	COMMERCIAL	LINE
SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP MAX	MIN TYP MAX	UNI
VIL	Low-level in	put voltage	AUI01- F	In the same	DOA	0.7	0.8	V
VIH	High-level in	nput voltage	5.0	NIIN =	2	LTY	+2 <sup>V</sup> / alemater	V
VIC	Input clamp	voltage	V <sub>CC</sub> = MIN,	I <sub>1</sub> = -18mA	nesV :	-1.5	level-wo_1.5	V
ΔVT	Hysteresis	$(V_{T_+} - V_{T})$	V <sub>CC</sub> = MIN		0.2	0.4	0.2 0.4	V
IIL	Low-level in	put current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4V	YC(	-0.2	-0.2	mA
IH	High-level in	nput current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7V	Vec	20	bugni mumbabil 20	μΑ
11	Maximum in	put current	V <sub>CC</sub> = MAX,	JOV1 = 7V	10V	0.1	0.1	mA
VOL	Low-level or	utput voltage	$V_{CC} = MIN,$ $V_{IL} = MAX,$	I <sub>OL</sub> = 12mA	HA.	0.4	0.4	JO.
- OL		2.7	V <sub>IH</sub> = 2V	I <sub>OL</sub> = 24mA	nV		0.5	
1 V -	3.4 2.6 S.4 V		V <sub>CC</sub> = MIN,	I <sub>OH</sub> = -3mA	2.4	3.4	2.4 3.4	HO
VOH	High-level o	utput voltage	V <sub>IL</sub> = 0.5V,	I <sub>OH</sub> = -12mA	2			V
			V <sub>IH</sub> = 2V	I <sub>OH</sub> = -15mA			2	
lozL	Off-state out	tput current	$V_{CC} = MAX,$ $V_{IL} = MAX,$	V <sub>O</sub> = 0.4V	HA 10 A	-20	-20	μΑ
lozh		98	V <sub>IH</sub> = 2V	$V_0 = 2.7V$	HIV	20	20	μΑ
los	Output shor	t-circuit current *	V <sub>CC</sub> = MAX	AAW -	-40	-225	-40 -225	m/
	001 00	Outputs	0,8240	LS210, LS240		17 27	17 27	
1		High	1,8244	LS241, LS244		17 27	17 27	
I <sub>CC</sub>	Supply	Outputs	V <sub>CC</sub> = MAX,	LS210, LS240	Vo	26 44	memu 26 que 44	m.A
CC	Current Low		Outputs open	LS241, LS244	INO ]	27 46	27 46	1117
		Outputs	0,8240	LS210, LS240		29 50	29 50	
		Disabled	1,5244	LS241, LS244		32 54	32 54	

\* Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

#### Switching Characteristics VCC = 5 V, TA = 25°C

SYMBOL	PARAMETER		TEST CONDITIONS (See Interface Test Load/Waveforms)	LS2 MIN	210, LS	S240 MAX	LS2 MIN	241, LS TYP	MAX	UNIT
tour	R A T	8.3	(See menace rest Load, watersma)	101114	9	14	- Indian	12	18	ns
t <sub>PLH</sub>	Data to Output delay		C1 = 500F R1 = 900		9	14		12	10	113
<sup>t</sup> PHL	67 07 ar	ar or	$C_1 = 45pF R_1 = 667\Omega$		12	18	alden	12	18	ns
tPZL	Output Enable delay				20	30		20	30	ns
tPZH	Output Enable delay		DAN A NA B		15	23		15	23	ns
tPLZ	Output Disable delevi	8	O - 5-5 D - 0070		15	25	) SHUBER	15	25	ns
t <sub>PHZ</sub> Output Disable delay			$C_L = 5pF$ $R_L = 667\Omega$		10	18	nigi . 3 a	10	18	ns

13

#### **Absolute Maximum Ratings**

Supply Voltage VCC	Spring mumixem stulogy A
Supply Voltage VCC	DOV control 5 KVu2
Input Voltage	5.5V
Off-state output voltage	
Storage temperature	65° to +150°C

#### **Operating Conditions**

OVERDOL	BARAMETER	N	ILITA	RY	CO	MMER	CIAL	LINUT
SYMBOL	PARAMETER YARAMERCIAL	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air temperature	-55		125	0 981	op ylde	75	°C

#### **Electrical Characteristics** Over Operating Conditions


SYMBOL	PARAMET	TER	TEST CO	NDITIONS	MIN	ILITARY TYP MAX	COMMER MIN TYP	CIAL	UNI
VIL	Low-level input vo	oltage		angendo i prem	5007.18	0.8		0.8	V
VIH	High-level input v	oltage	MILE SIA	TEST CONDITIO	2	AST	2 4449		OV
VIC	Input clamp voltage	ge	V <sub>CC</sub> = MIN	I <sub>1</sub> = -18mA		-1.2	r turnii lavala	-1.2	V
$\Delta V_{T}$	Hysteresis (V <sub>T+</sub>	-V <sub>T_</sub> )	V <sub>CC</sub> = MIN		0.2	0.4	0.2 0.4	ridel .	V
42	Low-level input current	Any A	V <sub>CC</sub> = MAX	V <sub>1</sub> = 0.5V	Vec	-0.4 -2	illov natslo ti	-0.4 -2	mA
T <sub>IH</sub>	High-level input of	2.0	V <sub>CC</sub> = MAX	V <sub>I</sub> = 2.7V	eoV	50	turn) level	50	μΑ
Tpos	Maximum input c	urrent	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5V	wa.V	Inem1	tuani level-n	rollel 1	m/
VOL	Low-level output	voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$	VI <sub>OL</sub> =×48mA	yoV.	0.55	Juqni mumi	Max	V
VOL -	5.0	4.0	V <sub>IH</sub> = 2V	I <sub>OL</sub> = 64mA	VIIV	spatiov	fugtuo leval-v	0.55	100
			VCC = MIN	IOH = -1mA	Lei V		2.7		
Vон	High-level output	3.4 apatlau	V <sub>IL</sub> = 0.8V	I <sub>OH</sub> = -3mA	2.4	3.4	2.4 3.4		V
V	nigh-level output	voltage	V <sub>IH</sub> = 2V	$I_{OH} = -12mA$	2	enstlov	sigtion (evalua-	niH	HO
	2		IOH = -15mA		WV I		2		1.100
IOZL	Off-state output c	urrent	$V_{CC} = MAX$ $V_{II} = 0.8V$	V <sub>O</sub> = 0.5V	oV.	-50		-50	μΑ
IOZH	20	20	V <sub>IH</sub> = 2V	V <sub>O</sub> = 2.4V	TIA.	50	state output	50	μA
los	Output short-circu	uit current †	V <sub>CC</sub> = MAX	XAM =	-50	-225	-50	-225	m/
		Outputs		S210,S240	-	80 123	80	135	100
		High		S241,S244		95 147	95	160	
lcc	Supply Current	Outputs	V <sub>CC</sub> = MAX	S210,S240		100 145	100	150	m/
00	27 :46	Low	Outputs open	S241, S244	100	120 170	120	180	50
		Outputs		S210,S240		100 145	100	150	
		Disabled		S241, S244		120 170	120	180	


<sup>†</sup>Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second, and and bluons buylon and plant and pl


#### Switching Characteristics VCC = 5 V, TA = 25°C

SYMBOL	PARAMETER	TEST CONDITION  (See Interface Test Load/W		S210, S240 MIN TYP MAX			S241, S244 MIN TYP MAX		UNIT
t <sub>PLH</sub>	Data to Output dalay	T MIM	e Interface Test Load/Waveforms)	(2)	4.5	7	6	9	ns
tPHL	Data to Output delay		0 - 50 5 5 000		4.5	7	6	9	ns
tPZL	Output Enable delay	r	$C_L = 50pF R_L = 90\Omega$		10	15	10	) 15	ns
t <sub>PZH</sub>	08 08 08 0	2			6.5	10 *	8	12	ns
tPLZ	Output Dipable delay	1	C - 5-5 B - 000		10	15	10	15	ns
t <sub>PHZ</sub>	Output Disable delay		$C_L = 5pF R_L = 90\Omega$		6	9	6	9	ns

<sup>\*</sup> For the S210 add 2 ns for the E2 (Pin 19) enable








Die Size: 85 x 146 mil

#### **Test Load**



# **Octal Buffers with Schmitt Triggers**

SN54/74LS310 SN54/74LS341 SN54/74LS340 SN54/74LS344

#### Features/Benefits

- · Schmitt trigger guarantees high noise margin
- . 3-state outputs drive bus lines
- . Low current PNP inputs reduce loading
- 20-pin SKINNYDIP® saves space
- 8 bits matches byte boundaries
- Ideal for microprocessor interface
- Complementary-enable '310 and '341 types combine multiplexer and driver functions
- Pin-compatible with SN54/74LS210/240/1/4 can be direct replacement in systems with noise problems

#### **Ordering Information**

PART NUMBER	PKG	TEMP	ENABLE	POLARITY	POWER	
SN54LS310	J,F,L,W	Mil	High-	H		
SN74LS310	N,J,L	Com	Low	Invort	H	
SN54LS340	J,F,L,W	Mil	Low	Invert		
SN74LS340	N,J,L	Com	Low		LS	
SN54LS341	J,F,L,W	Mil	High-		LS	
SN74LS314	N,J,L	Com	Low	Non- Invert		
SN54LS344	J,F,L,W	Mil	Law			
SN74LS344	N,J,L	Com	Low			

#### **Description**


In addition to the standard Schottky and low-power Schottky octal buffers, Monolithic Memories provides full hysteresis with a "true" Schmitt-trigger circuit. The improved performance characteristics are designed to be consistent with the SN54/74LS14 hex Schmitt-trigger and guarantee a full 400 mV noise immunity. The Schmitt-trigger operation makes the LS buffers ideal for bus receivers in a noisy environment.


The octal buffers provide high-speed and high-current interface capability for bus-organized digital systems. The PNP inputs

provide improved fan-in with 0.2 mA  $I_{1L}$ . The '340 and '344 provide inverting and non-inverting outputs respectively, with assertive-low enables. The '310 and '341 also provide inverting and non-inverting outputs respectively, but with complementary (both assertive-low and assertive-high) enables, to allow transceiver or multiplexer operation.

All of the octal devices are packaged in the popular 20-pin SKINNYDIP®.

#### **Logic Symbols**





SKINNYDIP is a registered trademark of Monolithic Memories

TWX: 910-338-2376 2175 Mission College Boulevard, Santa Clara, CA 95050 Tel: (408) 970-9700 TWX: 910-338-2374



#### **Function Tables**

bns

	310								
E1	E2	1A	2A	1Y	2Y				
L	L	L	X	mHnl	Z				
L	L	Н	X	L	Z				
L	Н	L	L	Н	H				
E380	DRIVERA.	109 EUSA	из низт	Н	or Labor				
L	Н	Н	L	L	Н				
L	Н	H-rtp	HHM	W.L.3.6	1541_9310				
Н	H	X	J Lmo0	Z	174LH310				
Н	H	X	H	WZ	1541, 9340				
Н	L	X	X	Z	TAN ZBAO				

340

E1	E2	1A	2A	1Y	2Y
L	L	L	43170	HA N	enH s
L	L	L	н	Н	1
L	- Fuß	H	ntees high	mend rebb	H
L	L	H	buHilne	white Letting	uo aksia-l
L	Н	L	X	Н	Z
L	Н	Bull Regis	X	at PNP lap	Z
Н	L	X	L	чи Дии	H
Н	L	X	ds span	Z	No did-no
Н	Н	X	X	Z zoni	Z

ive-low enables. The '310 at 186041 also provide in

	341						
E1	E2	1A	2A	1Y	2Y		
L	L	L	X	qo <u>re</u> xelqi	Ilumzo		
L	L	Н	X	Н	Z		
La-os	a Hoo	osd In the	are Lector	seci Lib is	too Lii		
L	Н	L	Н	L	sq Hy		
L	Н	Н	L	Н	L		
L	Н	Н	Н	H	Н		
Н	H	X	L	Z	L		
Н	: Н	X	Н	Z	Н		
Н	L	X	X	Z	Z		

a "true" Schmitt-trigger circuit 446 improved performanc

			**		
E1	E2	1A	2A	1Y	2Y
aleffuc	es try LS	ration mak	ego Labbi	s Schmitt-I	dT .pti
L	L Jr	envirg nate	VEIGH S I	receigers	snqHc
eLahat	ni induuo-	foir! Has b	hightspen	ers physicia	tud let
inocks	9M9LadT	emethye I	rip (Hoesi	busHrgar	not His
L	Н	L	X	L.	Z
L	Н	Н	X	H ×	Z
Н	L	X	L	Z	a Li
Н	L	X	Н	Z	H
. H	Н.	X	X	Z	Z

#### **Operating Conditions**

CVMDOL	PARAMETER	N N	COI	UNIT				
SYMBOL	PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	4.75	- 5	5.25	V
TA	Operating free-air temperature	-55	-150 (4)	125	0		75	°C

#### **Electrical Characteristics** Over Operating Conditions

SYMBOL	DAD	AMETED	TEST CO	NDITIONS	M	ILITA	RY	COI	MMER	CIAL	LINUT
SYMBOL	PAH	AMETER	TEST CO	NDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V <sub>T+</sub>	Positive three	eshold voltage	VCC = 5V		1.5	1.7	2.0	1.5	1.7	2.0	V
VT - EV	Negative thi	reshold voltage	VCC = 5V	EAL	0.6	0.9	1.1	0.6	0.9	1.1	V
VIC	Input clamp	voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18mA	TO SE		-1.5			-1.5	V
ΔVT	Hysteresis	$(V_{T_+} - V_{T})$	V <sub>CC</sub> = 5V	-245	0.4	0.8	更加	0.4	0.8	STEELS.	V
IL	Low-level in	put current	VCC = MAX,	V <sub>I</sub> = 0.4V	I BE		-0.2	100		-0.2	mA
ΊΗ	High-level in	nput current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7V		Pro.	20	Back.	沙耳		μΑ
Ipte.	Maximum ir	put current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 7V			0.1	1		0.1	mA
VOL	Low-level o	utput voltage	$V_{CC} = MIN,$ $V_{T+} = 2V,$	I <sub>OL</sub> = 12mA		7	0.4	and and		0.4	V
VOL	LOW-ICVCI O	atput voltage	$V_{T-} = 0.6V$	I <sub>OL</sub> = 24mA						0.5	
		15344	V <sub>CC</sub> = MIN,	I <sub>OH</sub> = -3mA	2.4	3.4		2.4	3.4		
VOH	High-level o	utput voltage	V <sub>T+</sub> = 2V,	I <sub>OH</sub> = -12mA	2		ā s				V
	\$60.79ME - 05.50M		$V_{T-} = 0.6V$ $I_{OH} = -15mA$		THE RESERVE AND THE RESERVE AN			2		ice	
IOZL	Off-state ou	tout current	$V_{CC} = MAX,$ $V_{T+} = 2V,$	V <sub>O</sub> = 0.4V			-20			-20	μΑ
IOZH			$V_{T_{-}} = 0.6V$	V <sub>O</sub> = 2.7V			20			20	μΑ
l'os	Output shor	t-circuit current *	V <sub>CC</sub> = MAX	6,62 -	-40		-225	-40		-225	mA
	<b>发展</b>	Outputs		LS310, LS340		17	27	THE	17	27	
0.00		High	SAT SAT	LS341, LS344		18	35	1	18	35	TAR
lcc	Supply	Outputs	V <sub>CC</sub> = MAX,	LS310, LS340		26	44		26	44	mA
00	Current	Low	Outputs open	LS341, LS344	File	32	46	144	32	46	-8y8
		Outputs		LS310, LS340		29	50	N. S.	29	50	
		Disabled		LS341, LS344		34	54	I Hels	34	54	


\* Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

#### Switching Characteristics VCC = 5 V, TA = 25°C

SYMBOL	DL PARAMETER TEST CONDITIONS (See Interface Test Load/Waveforms)		PARAMETER		340 MAX	LS341, LS344 MIN TYP MAX			UNIT
t <sub>PLH</sub>	Data to Output delay			19	25		19	25	ns
<sup>t</sup> PHL	Data to Output delay	0 - 45-5 D - 0070		19	25		19	25	ns
tPZL	Output Enable delay	$C_L$ = 45pF $R_L$ = 667 $\Omega$	-	32	40	7	25	40	ns
<sup>t</sup> PZH	Output Enable delay			23	35	5.000	24	35	ns
<sup>t</sup> PLZ	Output Disable delay	$C_1 = 5pF$ $R_1 = 667\Omega$		18	30		21	30	ns
t <sub>PHZ</sub>	Output Disable delay	The Size at a 3 seed of 3		15	25	0.01	18	25	ns

13


#### **Test Load**



FOR THE 'LS310 SERIES

RO = 5K()
RL, CL ARE SPECIFIED BY THE SWITCHING **CHARACTERISTICS TABLE** 

NOTE THAT THE PROPAGATION DELAYS ARE MEASURED FROM THE INPUTS AT V $_{T+}$  = 1.7V OR V $_{T-}$  = 0.9V TO HE OUTPUT V $_{T}$  = 1.3V



CHARE SPECIFIED BY THE SWITCH

# Octal Transceiver SN54/74LS245

#### Features/Benefits

- 3-state outputs drive bus lines
- Low current PNP inputs reduce loading
- . Symmetric -- equal driving capability in each direction
- 20-pin SKINNYDIP® saves space
- 8 bits matches byte boundaries
- Ideal for microprocessor interface
- Pin-compatible with SN54/74LS645 -- improved speed, I<sub>IL</sub> and I<sub>OZL</sub> specifications

#### **Ordering Information**

PART NUMBER	TYPE	TEMP	POLARITY	POWER
SN54LS245	J, F, L,W	mil	Non-	1.0
SN74LS245	N, J, L	com	invert	LS

#### **Description**

These 8-bit bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.


The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction control (DIR) input. The enable input (Ē) can be used to disable the device so that the buses are effectively isolated. All of the 8-bit devices are packaged in the popular 20-pin SKINNYDIP®.

#### **Function Table**

ENABLE Ē	DIRECTION CONTROL DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
H	X	Isolated

#### **Logic Symbol**

#### 245 8-Bit Transceiver



Monolithic MM Memories

1 1 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
Input Voltage	1
Off-state output voltage	
Storage temperature -65° to +150°C	,

#### **Operating Conditions**

SYMBOL	PARAMETER	N	MILITARY		COI	MMER	CIAL	UNIT
	PANAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air temperature	-55	0.00	125	0		75	°C

#### Electrical Characteristics Over Operating Conditions


OVIADOL	DADAN	FTED	7507.00	UDITIO	No	N	ILITA	RY	COI	MMER	CIAL	
SYMBOL	PARAM	EIER	TEST CO	NDITIO	NS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VIL	Low-level input	t voltage	CAT PUBLISHED					0.7			0.8	V
VIH	High-level inpu	it voltage		Seni		2			2			V
VIC	Input clamp vo	Itage	V <sub>CC</sub> = MIN,	11	= -18mA		82	-1.5			-1.5	V
ΔV <sub>T</sub>	Hysteresis (V <sub>T</sub>		V <sub>CC</sub> = MIN			0.2	0.4		0.2	0.4		V
IL	Low-level input	t current	V <sub>CC</sub> = MAX,	VI	= 0.4V	1250 g		-0.2			-0.2	mA
1 <sub>IH</sub>	High-level inpu	it current	V <sub>CC</sub> = MAX,	VI	= 2.7V			20			20	μΑ
1	Maximum	A or B	V <sub>CC</sub> = MAX,	VI	= 5.5V	MES		0.1			0.1	
1	input current	DIR or E	CC - WAX,	VI	= 7.0V	5		0.1			0.1	mA
Va	Low-level outp	ut voltago	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX,	loL	= 12mA		0.25	0.4		0.25	0.4	V
VOL	Low-level outp	ut voltage	$V_{IH} = 2V$	loL	= 24mA					0.35	0.5	J te
			V <sub>CC</sub> = MIN,	ГОН	= -3mA	2.4	3.4		2.4	3.4		
VOH	High-level outp	out voltage	VIL = MAX,	ГОН	= -12mA	2			2			V
			$V_{IH} = 2V$	ГОН	= -15mA				2			
lozL	Off-state output	t current	$V_{CC} = MAX,$ $V_{IL} = MAX,$	Vo	= 0.4V			-200			-200	μΑ
lozh		18	V <sub>IH</sub> = 2V	Vo	= 2.7V						10	μΑ
los	Output short-c	ircuit current *	V <sub>CC</sub> = MAX			-40		-225	-40		-225	mA
		Outputs High	¥			10	48	70		48	70	
<sup>1</sup> CC	Supply Current	Outputs Low	V <sub>CC</sub> = MAX, O	utputs	open	=	62	90		62	90	mA
		Outputs Disabled					64	95		64	95	

<sup>\*</sup>Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

#### Switching Characteristics VCC = 5 V, TA = 25°C

SYMBOL	PARAMETER	TEST CONDITIONS (See Interface Test Load/Waveforms)	A to B	DIRE TYP	CTION MAX	B to A	DIRE	CTION	UNIT
t <sub>PLH</sub>	Data to Output dalay			8	12		8	12	ns
t <sub>PHL</sub>	Data to Output delay	0 45-5 D 0070		8	12		8	12	ns
t <sub>PZL</sub>	Output Enable delay	$C_L$ = 45pF $R_L$ = 667 $\Omega$		27	40		27	40	ns
<sup>t</sup> PZH	Output Enable delay			25	40		25	40	ns
<sup>t</sup> PLZ	Output Disable dalar	O - F=F D - 0070		15	25		15	25	ns
t <sub>PHZ</sub>	Output Disable delay	$C_L = 5pF$ $R_L = 667\Omega$		15	25		15	25	ns

13



# Octal Transceivers SN54/74LS645 SN74LS645-1

#### Features/Benefits

- · 3-state outputs drive bus lines
- Low current PNP inputs reduce loading
- Symmetric equal driving capability in each direction
- 20-pin SKINNYDIP® saves space
- · 8 bits matches byte boundaries
- Ideal for microprocessor interface
- SN74LS645-1 rated at I<sub>OL</sub> = 48 mA

#### Description

These 8-bit bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.

The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction control (DIR) input. The enable input  $(\bar{E})$  can be used to disable the device so that the buses are effectively isolated. All of the 8-bit devices are packaged in the popular 20-pin SKINNYDIP®.


# Ordering Information

PART NUMBER	TYPE	TEMP	POLARITY	POWER	
SN54LS645	J, F, L, W	mil	Non-	аТ	
SN74LS645	N, J, L	com		LS	
SN74LS645-1	J, F, L	com	invert	Indonati	

#### **Function Table**

ENABLE Ē	DIRECTION CONTROL DIR	OPERATION
VOC =JMIN.	L	B data to A bus
XAML: NV	an Hov tuntuo	A data to B bus
H	X	Isolated

#### **Logic Symbol**



13

TWX: 910-338-2376 TWX: 910-338-2374 Monolithic Memories

#### **Absolute Maximum Ratings**

Supply Voltage VCC
Input Voltage
Off-state output voltage 5.5V
Storage temperature

#### **Operating Conditions**

SYMBOL	PARAMETER		MILITARY			COMMERCIAL		
	CTION 100 GREET SQUT	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	٧
TA	Operating free-air temperature	-55	il Villia	125	0	mba	75	°C


#### **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARA	METER	TEST CO	NDITIONS	MIN	TYP	MAX	MIN	UNIT		
VIL	Low-level inpu	it voltage					0.5	4		0.6	V
VIH	High-level inp	ut voltage			2			2			V
VIC	Input clamp vo	oltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18mA			-1.5			-1.5	V
	Hysteresis (V-	T <sub>+</sub> -V <sub>T_</sub> ) A or B	V <sub>CC</sub> = MIN		0.1	0.4		0.2	0.4		V
IL	Low-level inpu	it current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4V			-0.4			-0.4	mA
Iн	High-level inp	ut current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7V			20			20	μΑ
Ц	Maximum input current	A or B	Voc = MAX	V <sub>I</sub> = 5.5V V <sub>I</sub> = 7V			0.1		по	0.1	mA
V <sub>OL</sub>	Low-level outp	DIRECTION	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX, V <sub>IH</sub> = 2V	I <sub>OL</sub> = 12mA I <sub>OL</sub> = 24mA I <sub>OL</sub> = 48mA†	d for a ses. Th	0.25	0.4 b neew	sceiver ion bet	0.25 0.35 0.4	0.4 0.5 0.5	egerii w.V.w.
V <sub>OH</sub>	High-level out	out voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX,	I <sub>OH</sub> = -3mA I <sub>OH</sub> = -12mA			edep sr		3.4 1 of au		The de
lozL	0# -1-1-		V <sub>IH</sub> = 2V V <sub>CC</sub> = MAX,	$I_{OH} = -15 \text{mA}$ $V_{O} = 0.4 \text{V}$	Sesuc	ent n	-400	eb tid	ed the	-400	μΑ
lozh	Off-state outpu	at current	$V_{IL} = MAX,$ $V_{IH} = 2V$	V <sub>O</sub> = 2.7V			20		(D)P#	20	μΑ
los	Output short-o	ircuit current *	V <sub>CC</sub> = MAX		-40		-225	-40		-225	mA
		Outputs High	Transcelver	645/845-1 0-Bit		48	70		48	70	igo.
ICC	Supply Current			V <sub>CC</sub> = MAX, Outputs open		62	90		62	90	mA
		Outputs Disabled	18 81			64	95		64	95	

<sup>\*</sup>Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. †This specification applies only to the SN74LS645-1.

#### Switching Characteristics VCC = 5 V, TA = 25°C

SYMBOL	PARAMETER	TEST CONDITIONS (See Interface Test Load/Waveforms)	ATOBE MIN T	OIRE	CTION	B TO	A DIRE	CTION	UNIT
<sup>t</sup> PLH	Data to Output delay	00 TT 1 TT 15 00		8	15		8	15	ns
t <sub>PHL</sub>	Data to Output delay	C - 4525 B - 6670		11	15		11	15	ns
tPZL	Output Enable delay	$C_L = 45pF R_L = 667\Omega$		31	40		31	40	ns
<sup>t</sup> PZH	Output Enable delay	(01) GND		26	40		26	40	ns
t <sub>PLZ</sub>	Output Disable delay	C - 5-5 D - 0070	Acres 2000	15	25	no/series	15	25	ns
t <sub>PHZ</sub>	Output Disable delay	$C_L = 5pF$ $R_L = 667\Omega$		15	25		15	25	ns



## Octal Registers With Master Reset and Clock Enable SN54/74LS273 SN54/74LS377

#### **Features**

- 20-Pin Skinny DIP™ Saves Space
- 8 Bits Matches Byte Boundaries
- Ideal for Microprogram Instruction Registers
- Ideal for Microprocessor Interface
- Suitable for Pipeline Data Registers
- Useful in Timing, Sequencing, and Control Circuits
- 3 LS273s May Replace 4 LS174s
- 3 LS377s May Replace 4 LS378s


#### **Description**

These octal registers contain 8 D-type flip-flops and feature very low ICC (17 mA typ). The LS273 register is loaded on the rising edge of the clock (CK) and asynchronously cleared whenever the master reset line, MR, is low. The LS377 register is loaded on the rising edge of the clock provided that the clock enable line, CK EN, is low.

#### Ordering Information

PART NUMBER	PKG	TEMP	POLARITY	TYPE	CONTROL OPTION	POWER	
SN54LS273 SN74LS273	J, F, L, W N, J, L	mil com	Non-	Degister	Clear	Load	
SN54LS377 SN74LS377	J, F, L, W N, J, L	mil com	invert	Register	Clock Enable	LS	

#### **Logic Symbols**



Octal Register

SKINNYDIP™ is a trademark of Monolithic Memories


#### **Function Table LS273**

	INPUTS		OUTPUT
CLEAR	CLOCK	D	Q
LILA	X	X	L
Н	1 84 8	Н	Н
Н	1	L	L
Н	E L	X	Qn
Н	Н	X	Qn

#### **Function Table LS377**

	INPUTS		OUTPUT
CK EN	CLOCK	D	Q
Н	X	X	Qn
L	1	Н	Н
L	1	L	L
X	10 L	X	Qn
X	H	X	Qn

Octal Register with Clock Enable



2175 Mission College Boulevard, Santa Clara, CA 95050 Tel: (408) 970-9700 TWX: 910-338-2374

Supply voltage, voo	
Input Voltage	
Off-state output voltage	5.5V
Storage temperature	65° to +150°C

#### **Operating Conditions**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	RY MAX	COM	MERO TYP	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
TA	Operating free air temperature	20 20	-55	rist	125	0		75	°C
t <sub>w</sub>	Width of Clock/Master Reset	High	20	-13		20			
	Width of Clock/Master Reset	Low	20			20		20	ns
	Setup time	Data input	201			201	I PHE		ns
		Reset inactive state ('LS273 only)	251			251		AR	
t <sub>su</sub>		Clock enable active state ('LS377 only)	251			251			
		Clock enable inactive state ('LS377 only)	101			101		-ge	
	Hold time	Data input	51			51	DOS.	40	
<sup>t</sup> h	Hold time	Clock enable ('LS377 only)	51	all texts		51			ns

<sup>1)</sup> The arrow indicates the transition of the clock/enable input used for reference. 1 for the low-to-high transition, 1 for the high-to-low transition.

#### **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAMETER	TEST CO	NDITIONS		MILITARY MIN TYP MAX			MAX	UNIT
VIL	Low-level input voltage	İ .			0.7			0.8	V
VIH	High-level input voltage			2		2	-	ALSERIA	V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	$I_1 = -18mA$		-1.5			-1.5	V
IIL	Low-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 0.4V		-0.4			-0.4	mA
<sup>1</sup> IH	High-level input current	V <sub>CC</sub> = MAX	$V_1 = 2.7V$		20		9.16.1	20	μΑ
I <sub>I</sub>	Maximum input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 7V		0.1		14	0.1	mA
VOL	Low-level output voltage	V <sub>CC</sub> = MIN V <sub>IL</sub> = MAX	I <sub>OL</sub> = 4mA	0.	25 0.4		0.25	0.4	V
·OL		V <sub>IH</sub> = 2V	I <sub>OL</sub> = 8mA	÷			0.35	0.5	v
Vон	High-level output voltage	V <sub>CC</sub> = MIN V <sub>IL</sub> = MAX V <sub>IH</sub> = 2V	I <sub>OH</sub> = -400μA	2.5 3	.4	2.7	3.4		٧
los	Output short-circuit current *	V <sub>CC</sub> = MAX		-20	-100	-20		-100	mA
13-	Supply current †	V <sub>CC</sub> = MAX	LS273	1	7 27		17	27	mA
cc	Supply current	Outputs open	LS377	1	7 28		17	28	IIIA


\*Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

#### Switching Characteristics V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C

SYMBOL	PARAMETER	TEST CONDITIONS (See Interface Test Load/Waveforms)	MIN	LS273 TYP	MAX	MIN	LS377 TYP	MAX	UNIT
fMAX	Maximum Clock frequency		30	40		30	40		MHz
<sup>t</sup> PLH	Clock/Poset to sutput delay	$C_L = 15pF R_L = 2k\Omega$			27			27	ns
<sup>t</sup> PHL	Clock/Reset to output delay				27			27	ns

<sup>†</sup>I<sub>CC</sub> is measured after first a momentary ground, and then 4.5V, is applied to clock, while the following other input conditions are held:

<sup>(</sup>a) for the 'LS273 — 4.5V on all data and master-reset inputs.
(b) for the 'LS377 — ground on all data and clock-enable inputs.



# 8-Bit Registers With Master Reset and Clock Enable \$N54/74\$273 \$N54/74\$377

#### **Features**

- 20-Pin SKINNYDIP™ Saves Space
- 8 Bits Matches Byte Boundaries
- Ideal for Microprogram Instruction Registers
- Ideal for Microprocessor Interface
- Suitable for Pipeline Data Registers
- Useful in Timing, Sequencing, and Control Circuits
- 3 'S273s May Replace 4 'S174s
- 3 'S377s May Replace 4 'S378s/Am 25S07s

#### **Description**

These 8-bit registers contain 8 D-type flip-flops and feature very fast switching. The 'S273 register is loaded on the rising edge of the clock (CK) and asynchronously cleared whenever the master reset line, MR, is low. The 'S377 register is loaded on

#### **Ordering Information**

PART NUMBER	PKG	TEMP	POLA- RITY	CONTROL OPTION	POWER
SN54S273 SN74S273	J,F,L,W N,J,L	mil com	Non-	Master Reset	aww <sub>1</sub>
SN54S377 SN74S377	J,F,L,W N,J,L	mil	invert	Clock Enable	S

the rising edge of the clock provided that the clock enable line,  $\overline{\text{CK EN}}$ , is low.

All the 8-bit devices are packaged in the popular 20-pin SKINNYDIP $^{\text{TM}}$ .


#### **Function Table 'S273**

0,	INPUTS	0 681	OUTPUT
MR	CLOCK	D	Q
L	X	X	L
Н	OMMERCIAL		ATLIM H PARCE
Н	XAM PALL I	MAX XAM	AAA NIW
H/	8.0 L	X 8.0	Q <sub>0</sub>
H	Н	X	Q <sub>0</sub>


#### **Function Table '\$377**

	INPUTS	edimen ne sami	OUTPUT
CK EN	CLOCK	DATA	Q
Н	X	X	Q <sub>0</sub>
оо такт	1	BH BMAS	вумвоцН ра
L	1	L	L
X	L	and X Agrida	level-woul Q <sub>0</sub>
X	Н	aga X duga	syst-right Q <sub>0</sub> salV

#### **Logic Symbols**



8-Bit Register with Clock Enable SN54/74S377



13

Monolithic MM Memories MM

#### **Absolute Maximum Ratings**

Supply voltage VCC -0	.5V to 7V
Input voltage1.5	V to 5.5V
Off-state output voltage0.5	V to 5.5V
Storage temperature range65° C to	+ 150° C

#### **Operating Conditions**

SYMBOL	PARAMETER	TEST CONDITIONS (See Interface Test Load/Waveforms)	FIGURE	MIN	TYP	MAX	MIN	MMER(	MAX	UNIT
Vcc	Supply voltage	moint grinebio		4.5	5	5.5	4.75	5	5.25	V
	Width of Clock	High-twH	1	7	9	a spac	7	SIUT	nnine	111.3-3
tw	MOTION CIOCK	Low-t <sub>WL</sub>	1	7		201180	7	me salan	unausn	ns
twmr	Width of Master Reset ('S273 only)	Low-twmRL SPACES	2	10		ntertac	10			i les
t <sub>rec</sub>	om Non- Paset	MR to CK ('S273 only)	2.0013	71		megras cing, ar		ipeline ing, Se		ns
	mit   Clock	Data input to CK	3	51	maan	7 TOO LA not	51	renancians	T. policy of	5136 27001
t <sub>su</sub>	Setup time	Low CK EN to CK ('S377 only)	4	91			91		15-	ns
enable lin		High CK EN to CK ('S377 only)	anuta 4 bna	91	qiff so	8 D-typ	91	00 218	regisi	d-8 e
nor select	re packaged in the pop	Data input	.3	31	Ulauru	าเคลาราย	31	GUACIL C	Almothic Almotha	of the
th	Hold time	Low CK EN to CK ('S377 only)	no be4sot a	31	377 re	S' edT .	31	Total Section 1	nil tesen	ns
	5377	High CK EN to CK ('S377 only)	4	Ot		SY	Ot	olda	T mo	iston
TA	Operating free air tempe	erature	7110	-55		125	0	2711	75	°C


#### Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CO	ONDITIONS	MILITAR MIN TYP	MAX	COMMER MIN TYP		UNIT
V <sub>IL</sub> of	Low-level input voltage	X		0	0.8		0.8	V
VIH	High-level input voltage	Χ.	1	2	)	2	4	V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA		-1.2		-1.2	V
IIL	Low-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 0.5V		-250		-250	μΑ
IH	High-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.7V		50 '	210	50	μΑ
1j	Maximum input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5V	ne la	er utu		1	mA
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN V <sub>IL</sub> = MAX V <sub>IH</sub> = 2V	I <sub>OL</sub> = 20mA	er Reset 46273	0.5	lw	0.5	V
Vон	High-level output voltage	V <sub>CC</sub> = MIN V <sub>IL</sub> = MAX V <sub>IH</sub> = 2V	I <sub>OH</sub> = -1mA	2.5 3.4	200	2.7 3.4		V
los	Output short-circuit current *	V <sub>CC</sub> = MAX		-40	-100	-40	-100	mA
1	Supply current	V <sub>CC</sub> = MAX	'S273	OF TELEVISION OF THE PERSON OF	150	- Plas	150	mA
'cc	or ar - p	Outputs open	'S377	or let lie of	160	20 5 -	160	mA


<sup>\*</sup>Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.


#### Switching Characteristics VCC = 5 V, TA = 25°C

SYMBOL	PARAMETER	TEST CONDITIONS (See Interface Test Load/Waveforms)	MIN	'S273	MAX	MIN	'S377	MAX	UNIT
fMAX	Maximum Clock frequency	- On	75	110	773	75	110		MHz
<sup>t</sup> PLH	Clark to the Adult	The state of the s	govern	6	15	ones.	6	15	ns
tPHL	Clock to output delay	$C_1 = 15pF$ $R_1 = 280\Omega$	Detail	9	15	income and the second	9	15	ns
t <sub>PHL</sub>	Master Reset to output delay ('S273 only)			13	22	note to	kramat	ant a et	ns

















Figure 2

#### CLOCK ENABLE SETUP AND HOLD TIMES FOR 'S377




#### **Test Waveforms**





#### **Standard Test Load**




LOAD CIRCUIT FOR BI-STATE TOTEM-POLE OUTPUTS

NOTES A.  $C_L$  includes probe and jig capacitance.

- B. All diodes are 1N916 or 1N3064.
- C.  $V_T = 1.5V$ .
- D. In the examples above the phase relationships between inputs and outputs have been chosen arbitrarily.
- E. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz.  $Z_{out}=50\Omega$  and: For Series 54/74S,  $t_{R}\leq$  2.5 ns,  $t_{F}\leq$  2.5 ns.

13



## Octal Latches, Octal Registers \$N54/74LS373 \$N54/74S373 \$N54/74LS374 \$N54/74S374

#### Features/Benefits

- · 3-state outputs drive bus lines
- 20-pin SKINNYDIP® saves space
- · 8 bits matches byte boundaries
- Hysteresis improves noise margin
- . Low current PNP inputs reduce loading
- Ideal for microprocessor interface

#### Description

The latch passes eight (octal) bits of data from the inputs (D) to the outputs (Q) when the gate (G) is high. The data is "latched" when the gate (G) goes low. The register loads eight (octal) bits of input data and passes it to the output on the "rising edge" of the clock.

The three-state outputs are active when OE is low, and high-

#### **Ordering Information**

PART NUMBER	PKG	TEMP	POLARITY	TYPE	POWER	
SN54LS373 SN74LS373	100	mil	if Clock/Gate	Latch	LS US	
SN54LS374 SN74LS374	J,F,L,W N,J	mil com	Non-	Register		
SN54S373 SN74S373	J,F,L,W N,J,L	mil com	invert 90	Latch	LS	
SN54S374 SN74S374	J,F,L,W N,J	mil	aracteri	Register	inioel	

impedance when  $\overline{\text{OE}}$  is high. Schmitt-trigger buffers at the gate/clock inputs improve system noise margin by providing typically 400 mV of hysteresis.

All of the octal devices are packaged in the popular 20-pin SKINNYDIP®.

#### **Function Tables**

373 Octal Latch


ŌĒ	G	D	Q
L	Н	H 1.8	H
L	Н	L	L
L 1.8	L	X	Q <sub>0</sub>
ne_H	X	X	Z

374 Octal Register


ŌĒ	СК	D	Q
06.	1	Н	. Н.
-L	dom	av Fridina	Iahai-ubii-
FLY	L	X	Qo
OHV	X	X	Z

#### **Logic Symbols**

373 Octal Latch



374 Octal Register



13

Monolithic Memories

#### SN54/74LS373 SN54/74LS374

#### **Absolute Maximum Ratings**

Supply Voltage, VCC
Input Voltage
Off-state output voltage
Storage temperature65° to +150° C

#### **Operating Conditions**

SYMBOL	mol	PARA	METER	MIN	TYP	MAX	COM	MER C	MAX	UNIT
Vcc	Supply voltage		1949	4.5	5	5.5	4.75	5	5.25	V
TA	Operating free air tem	perature	NUMBER	-55		125	0	CTVILAD	75	°C
	Width of Clock/Gate		High	15		and a	15			
tw	Width of Clock/Gate		Low	15	daries		15			ns
LS L	Cotus times	MOD AN	LS373	5↓	- 11	gram e	es nois	51	i sleats	e Hys
tsu	Setup time	lim W.	LS374	201	anthon	enulse	201	and i	PROPERTY.	ns
+	now mos t		LS373	20↓			201			ns
<sup>t</sup> h	Hold time	lim W.	LS374		01	osnami	Ot	ngoro	871 101	110

#### **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS			MILITARY MIN TYP MAX			COMMERCIAL MIN TYP MAX		
VII	Low-level input voltage	mnedence when	incuts (D) lo	ne dat	ndpid	0.7	Isp anti	when	0.8	V
VIH	High-level input voltage	e Vm 004 yilsəlqy	nt (octail) bits	2	ster los	igal en	2	eep (a	gate (	V
VIC	Input clamp voltage	VCC = MIN	I <sub>I</sub> = -18mA	ener c	0 13 TAVES	-1.5	OUNTE	necuri r	-1.5	V
l <sub>IL</sub>	Low-level input current	VCC = MAX	V <sub>I</sub> = 0.4V			-0.4			-0.4	mA
IH	High-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.7V	Ol of the	U ngin	20	COLD CO	uquo	20	μΑ
I <sub>I</sub>	Maximum input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 7V			0.1			0.1	mA
VOL	Low-level output voltage	V <sub>CC</sub> = MIN V <sub>IL</sub> = MAX	I <sub>OL</sub> = 12mA		0.25	0.4	ESS LPTE	0.25	0.4	V
OL		V <sub>IH</sub> = 2V	I <sub>OL</sub> = 24mA	0		a	Đ.	0.35	0.5	
Vон	High-level output voltage	V <sub>CC</sub> = MIN V <sub>IL</sub> = MAX	I <sub>OH</sub> = -1mA	2.4	3.4	Н	H	T.	1	V
·OH	Tilgit lover output voltage	V <sub>IH</sub> = 2V	$I_{OH} = -2.6 \text{mA}$	nD			2.4	3.1		V
lozL	X X	V <sub>CC</sub> = MAX V <sub>II</sub> = MAX	V <sub>O</sub> = 0.4V	2		-20	X		-20	μΑ
lozh	Off-state output current	$V_{IL} = MAX$ $V_{IH} = 2V$	V <sub>O</sub> = 2.7V			20	8	rtodn	20	μΑ
los	Output short-circuit current *	V <sub>CC</sub> = MAX		-30	rio	-130	-30		-130	mA
Lea	Supply current	V <sub>CC</sub> = MAX	LS373		24	40		24	40	mΛ
1CC	Cappiy Carrent	Outputs open	LS374	27		40	VI	27	40	mA

#### Switching Charcteristics V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

SYMBOL	PARAMETER	PARAMETER TEST CONDITIONS (See Interface Test Load/Waveforms)		LS374 MIN TYP MAX	UNIT
fMAX	Maximum Clock frequency	las .	ma   27   15	35 50	MHz
<sup>t</sup> PLH	Data to Output delay	100	12 18	20 -	ns
t <sub>PHL</sub>	Data to Output delay	gas	12 18		ns
<sup>t</sup> PLH	Clask/Eachle to autout dalay	$C_L$ = 45pF $R_L$ = 667 $\Omega$	20 30	15 28	ns
tPHL	Clock/Enable to output delay		18 30	19 28	ns
t <sub>PZL</sub>	Output Enable delay		25 36	21 28	ns
t <sub>PZH</sub>	Output Enable delay		15 28	20 28	ns
tPLZ	Output Disable delay	$C_1 = 5pF$ $R_1 = 667\Omega$	15 25	14 25	ns
t <sub>PHZ</sub>	Output Disable delay	$C_L = 5pF$ $R_L = 667\Omega$	12 20	12 20	ns

#### **Absolute Maximum Ratings**

Supply Voltage, VCC	7V
Input Voltage	5V
Off-state output voltage	
Storage temperature65° to +150°	C

#### **Operating Conditions**

SYMBOL	PARAMETER	TEST CONDITIONS	MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT	
VCC	Supply voltage		4.5 5 5.5	4.75 5 5.25	V	
TA	Operating free air temperature	TO SAID TO SAI	-55 125	0 75	°C	
	Width of Clock/Gate	High	6	6	politic .	
tw		Low	7.3	7.3	ns	
. 64		S373	01	01	ns	
<sup>T</sup> su	Set up time	S374	.51	51	113	
		S373	101	10↓	ns	
<sup>t</sup> h	Hold time	S374	21	21	113	

#### **Electrical Characteristics** Over Operating Conditions


OVIADOL	DADAMETED	TEOT O	DAIDITIONS	N	ILITA	RY	CO	UNIT		
SYMBOL	PARAMETER	TEST CO	MIN	TYP	MAX	MIN	TYP	MAX	ONII	
VIL	Low-level input voltage	Nie Siese 22 v 100 mil				0.8			0.8	V
VIH	High-level input voltage			2		1 5373	2			V
Vic	Input clamp voltage	V <sub>CC</sub> = MIN	$I_1 = -18mA$		-	-1.2			-1.2	V
IIL	Low-level input current	V <sub>CC</sub> = MAX	$V_1 = 0.5V$	-		-0.25	1		-0.25	mA
ΊΗ	High-level input current	VCC = MAX	V <sub>1</sub> = 2.7V		STE	50	THE STATE OF THE S		50	μΑ
11	Maximum input current	VCC = .MAX	V <sub>I</sub> = 5.5V	1	ES 13	1		ER 4	1	mA
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN V <sub>IL</sub> = 0.8V V <sub>IH</sub> = 2V	I <sub>OL</sub> = 20mA			0.5			0.5	V
Vон	High-level output voltage	V <sub>CC</sub> = MIN V <sub>II</sub> = 0.8V	I <sub>OH</sub> = -2mA	2.4	3.4					V
OIT		V <sub>IH</sub> = 2V	I <sub>OH</sub> = -6.5mA				2.4	3.1	-Da -	Ť
IOZL	Off-state output current	V <sub>CC</sub> = MAX V <sub>II</sub> = 0.8V	V <sub>O</sub> = 0.5V	San I		-50			-50	μΑ
IOZH	On-state output current	V <sub>IH</sub> = 2V	V <sub>O</sub> = 2.4V	155		50			50	μΑ
los	Output short-circuit current*	V <sub>CC</sub> = MAX		-40	G.E.	-100	-40	Di . 1	-100	mA
1	Supply current	V <sub>CC</sub> = MAX	S373	1000	105	160		105	160	mA
CC	Cuppiy Current	Outputs open	S374	LUES	90	140	WES	90	140	mA

\* Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

#### Switching Characteristics V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

SYMBOL	PARAMETER	TEST CONDITIONS (See Interface Test Load/Waveforms)	MIN	S373 TYP	MAX	MIN	S374 TYP	MAX	UNIT
fMAX	Maximum Clock frequency	Die Size: 76 x 87 mil				75	100		MHz
<sup>t</sup> PLH	Data to Output delay			7	12			beo.	ns
<sup>t</sup> PHL	Clock/Enable to output delay	C <sub>L</sub> = 15pF R <sub>L</sub> = 280Ω		7	12	09			ns
<sup>t</sup> PLH			1	7	14		8	15	ns
t <sub>PHL</sub>	Clock/Enable to output delay		Z	12	18		11	17	ns
t <sub>PZL</sub>	Output Enable delay	delay	4	11	18		110	18	ns
<sup>t</sup> PZH	Output Enable delay			8	15		8	15	ns
t <sub>PLZ</sub>	Output Disable delay	$C_1 = 5pF$ $R_1 = 280\Omega$	1/2	8	12		7	12	ns
<sup>t</sup> PHZ	Output Disable delay	$C_L = 5pF$ $R_L = 280\Omega$		6	9		5	9	ns

13



## 8-Bit Register With Clock Enable and Open-Collector Outputs SN54/74S383

#### **Features**

- 20-Pin SKINNYDIP® Saves Space
- 8 Bits Matches Byte Boundaries
- Only Available TTL Open-Collector-Output Register
- Ideal for Certain Microprocessor System Buses
- Suitable for Pipeline Data Registers
- Excellent for Multiple, Physically-Separated Connections to Buses in Microprocessor-Based Systems
- Wired-Or or Wired-And Logic with Outputs

#### Description

This 8-bit register contains 8 D-type flip-flops and features very fast switching. The 'S383 register is loaded on the rising edge of the clock provided that the clock enable line, CK EN, is low. Like other 8-bit interface devices, the 'S383 is packaged in the popular 20-pin SKINNYDIP.

#### **Ordering Information**


PART NUMBER	PKG	TEMP	POLAR- ITY	CONTROL OPTIONS	POWER
SN54S383	J,F,L	mil	Non-	Clock	0
SN74S383	N,J	com	invert	Enable	001

#### **Function Table 'S383**


NO of	INPUTS		OUTPUT
CK EN	CLOCK	DATA	Q
Н	X	X	Q <sub>0</sub>
L	Data Trput	Н	H
Lo of	Low Circ En	L	smit bloid L
X	L	×	Qo
X	HIGHH	X	Qn

#### **Logic Symbol**

#### **Die Configuration**



\*Indicates Open-Collector Output



Die Size 0.093" x 0.058"

SKINNYDIP" is a trademark of Monolithic Memories

TWX: 910-338-2376 2175 Mission College Boulevard, Santa Clara, CA 95050 Tel: (408) 970-9700 TWX: 910-338-2374

Monolithic Memories

MM

12-42

#### **Absolute Maximum Ratings**

aboutate maximum riaming	
upply voltage V <sub>CC</sub> 0.5\	V to 7V
nput voltage *CC	to 5.5V
off-state output voltage0.5V	to 5.5V
torage temperature range65° C to +	150° C
lorage temperature range	10000


SYMBOL	PARAMETER	TEST CONDITIONS (See Interface Test Load/Waveforms)	FIGURE	MIN	TYP	MAX	COI	MER	MAX	UNIT
V <sub>C</sub> C	Supply voltage	SN745383 N.J com		4.5	5	5.5	4.74	5	5.25	V
tw	Width of Clock	High-t <sub>WH</sub> Low-t <sub>WL</sub>	1 of anglicen	7	e Jensqei	legicle: lically-S	70		le for F ent for	ns
	383	Data input to CK	2	5t	Sulenta	C pass	5t	pondo	olly ni	ISCUE
. TU	Setup time	Low CK EN to CK	2	91	JohnO	gic water	91	-baxIV	10 10-	ns
tsu	Setup time ATAO	High CK EN to CK	2	91			91			089
	H H	Data input	2	31	otheqiii oshool	SUVI-C	31	1100 10	it region	deb ein
th	Hold time	Low CK EN to CK	wo 2 2	31	eldene	dools	31	bebiy	ora doc	ns
	X	High CK EN to CK	ed ni 2 eps	Ot .	18382°	ces, th	of Oto	interfa	tid-8 ns	rito ext
TA	Operating free air tem	perature		-55		125	0	SKINN	75	°C

#### **Electrical Characteristics** Over Operating Conditions


SYMBOL	PARAMETER	TEST C	TEST CONDITIONS		MILITARY MIN TYP MAX		COMMERCIAL MIN TYP MAX		
VIL	Low-level input voltage			· Life	0.8		7	0.8	V
VIH	High-level input voltage		¥	2		2		9	V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	$I_1 = -18mA$	- 08 ET	-1.2	CK+	Tor	-1.2	V
IIL STIME	Low-level input current	V <sub>CC</sub> = MAX	$V_1 = 0.5V$	ca ar let	-250	0-10	Tar	-250	μΑ
IH	High-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.7V	- 51.0	50		1	50	μΑ
1 80.000	Maximum input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5V	Total Land	20 .1	ialt	2 442	1	mA
VOL	Low-level output voltage	V <sub>CC</sub> = MIN V <sub>IL</sub> = MAX V <sub>IH</sub> = 2V	I <sub>OL</sub> = 24mA	-0x [2] -0	0.5	O CK-	Jos. Jos.	0.5	V
ГОН	High-level output current	V <sub>CC</sub> = MIN V <sub>IL</sub> = MAX V <sub>IH</sub> = 2V	V <sub>OH</sub> = 5.5	00 [1] 40	250	OK EN	]dx	250	μА
Icc III	Supply current	V <sub>CC</sub> = MAX Outputs open	Outputs HIGH Outputs LOW	- III OK	160 160	10	Дама	160 160	mA

#### Switching Characteristics VCC = 5 V, TA = 25°C


SYMBOL	PARAMETER	TEST CONDITIONS (See Interface Test Load/Waveforms)	MIN	'S383 TYP	MAX	UNIT
fMAX	Maximum Clock frequency		75	110	modulati e si *	MHz
t <sub>PLH</sub>	Clock to output dalou	$C_L = 15  pF  R_L = 280 \Omega$		10	17	ns
t <sub>PHL</sub>	Clock to output delay			14	22	ns




#### **Standard Test Load**



#### **Test Waveforms**






- A. Includes probe and jig capacitance.
- B. All diodes are 1N916 or 1N3064.
- C. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
- D. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z  $_{OUT}$  = 50  $\Omega$  and: For Series 54/74S,  $t_{R}$   $\leq$  2.5 ns,  $t_{F}$   $\leq$  2.5 ns.
- E. V<sub>T</sub> = 1.5V

#### Open Collector Bus Application Information For Determination of R<sub>L</sub> For Wired-And Applications

#### 1. CALCULATE R<sub>L</sub>(Min):

$$R_{L}(Min) = \frac{V_{CC} - V_{OL}(Max)}{I_{OL} - (TOTAL I_{IL})}$$
where  $I_{OL} = 24 \text{ mA at}$ 

$$V_{OL}(Max) = 0.5 \text{ V}$$




#### 2. CALCULATE RL (Max):


$$R_{L}(Max) = \frac{V_{CC} - V_{OH}(Min)}{(TOTAL I_{OH} + TOTAL I_{IH})}$$

$$where I_{OH} = 250 \ \mu A \ at$$

$$V_{OH}(Min) = 2.5V$$



 SELECT a value for R<sub>L</sub> in the range of R<sub>L</sub> (Min) to R<sub>L</sub> (Max), based on power consumption and speed requirements:



R<sub>L</sub> vs. Tp FOR SN54/74S383

# 8-Bit Latches, Octal Registers With Inverting Outputs SN54/74LS533 SN54/74S533 SN54/74S534

#### Features/Benefits

- Inverting outputs
- · 3-state outputs drive bus lines
- 20-pin SKINNYDIP® saves space
- . 8 bits matches byte boundaries
- Hysteresis improves noise margin
- Low current PNP inputs reduce loading
- · Ideal for microprocessor interface
- Pin-compatible with SN54/74LS373/4 or SN54/74S373/4 can be direct replacement when bus polarity must be changed

#### Description

In addition to the standard S and LS latches and registers, Monolithic Memories provides inverting outputs instead of non-inverting outputs. The inverting outputs are intended for bus applications that require inversion an in interfacing the Am2901A 4-Bit Slice to an assertive-low bus.

The latch passes eight bits of data from the inputs (D) to the outputs (Q) when the gate (G) is high. The data is "latched"

#### **Ordering Information**

PART NUMBER	PKG	TEMP	POLARITY	TYPE	POWER
54LS533 74LS533	J,F,W N,J	mil	ng Ine air t	Latch	AT
54LS534 74LS534	J,F,W N,J	mil com	Invert	Register	LS
54S533 74S533	J,F,W N,J	mil com	invert	Latch	S
54S534 74S534	S534 J,F,W mil Invert 5533 J,F,W mil com 5534 J,F,W mil com		Register	ni	

when the gate (G) goes low. The register loads eight (octal) bits of input data and passes it to the output on the "rising edge" of the clock

The three-state outputs are active when  $\overline{OE}$  is low, and high-impedance when OE is high. Schmitt-trigger buffers at the gate/clock inputs improve system noise margin by providing typically 400 mV of hysteresis.

All of the 8-bit devices are packaged in the popular 20-pin SKINNYDIP®.

#### **Function Tables**

533 Octal Latch (Inverting)


-			
OE	G	D	Q
L	Н	H	L L
L	Н	L 995	H
L	. L	X	Q <sub>0</sub>
H	X	X	Z

#### 534 Octal Register (Inverting)


ŌĒ	СК	D	Q
L	1	Н	L
DOOL	1	L	Н
TIVL	abfallon	X	Qo
HIVH	X	X	Z

#### **Logic Symbols**

533 Octal Latch (Inverting)



#### 534 Octal Register (Inverting)



13

TWX: 910-338-2376 TWX: 910-338-2374



#### Absolute Maximum Ratings

Supply Voltage, VCC		 	 7V
Input Voltage		 	 7V
Off-state output voltage	ge	 	 5.5V

#### **Operating Conditions**

SYMBOL	noitem	PARAMETER	MILITARY MIN TYP MA	COMMERCIAL MIN TYP MAX	UNIT
Vcc	Supply voltage	NUMBER CAG	4.5 5 5	.5 4.75 5 5.25	V
TA	Operating free air temperat	rure A.L. 88838 J.F. enu	-55	25 0 75	°C
tw	Width of Clock/Gate	High	15	15 and sentition :	ns
W	width of Clock/Gate	Low	15	15	TIS
	Cot up time	LS533	01	01	ns
t <sub>su</sub>	Set up time	LS534	201 prilbaol sou	201 II 9/49 Instituto	
	Hold time	LS533	104 2087	for microproce 40tr inte	ns
th	Hold time	LS534	10 - 10 - 10 - 10 - 10 - 10 - 10 - 10 -	01	-nig

#### **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	RY	CO	MMER	CIAL	UNIT
IT VIL and	Low-level input voltage	impedance when	ended for bus	ini ara	tputs	0.7	evni er	uts. Tr	0.8	V
VIH	High-level input voltage	gate clock inputs	ATURSTIN BIT	2	MIN IN	Is note:	2	uper la	nons to	V
VIC	Input clamp voltage	VCC = MIN	$I_1 = -18mA$	X I S II		-1.5	an Amin	PECS FIE	-1.5	V
ular ajilpir	Low-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 0.4V	the inp	trom t	-0.4	nt bits	gie sas	-0.4	mA
1IH	High-level input current	V <sub>CC</sub> = MAX	$V_1 = 2.7V$	sp sn	r ,righ,	20	e gate	m nam	20	μΑ
11	Maximum input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 7V			0.1	les !	daT	0.1	mA
VOL	Low-level output voltage	V <sub>CC</sub> = MIN V <sub>IL</sub> = MAX	I <sub>OL</sub> = 12mA	(90	0.25	0.4	istoO i	0.25	0.4	V
OL _	0 13 1	V <sub>IH</sub> = 2V	I <sub>OL</sub> = 24mA	0			0	0.35	0.5	
V	High-level output voltage	V <sub>CC</sub> = MIN V <sub>II</sub> = MAX	I <sub>OH</sub> = -1mA	2.4	3.4		H			
VOH	High-level output voltage	V <sub>IL</sub> = MAX V <sub>IH</sub> = 2V	I <sub>OH</sub> = -2.6mA	2		X	2.4	3.1		V
OZL	Off state output surrent	V <sub>CC</sub> = MAX V <sub>IL</sub> = MAX	V <sub>O</sub> = 0.4V						-20	μА
lozh	Off-state output current	V <sub>IH</sub> = 2V	V <sub>O</sub> = 2.7V	(on		20	ias 3 Octa		20	μΑ
los	Output short-circuit current *	V <sub>CC</sub> = MAX		-30		-130	-30		-130	mA
1	Supply current	V <sub>CC</sub> = MAX	LS533	payli	36	48	1	36	48	mA
1cc	Cuppiy current	Outputs open	LS534	28 F	27	48	ō	27	48	IIIA

<sup>\*</sup>Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

#### Switching Characteristics V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

SYMBOL	PARAMETER	TEST CONDITIONS (See Interface Test Load/Waveforms)	MIN	LS533 TYP	MAX	MIN	LS534 TYP	MAX	UNIT
fMAX	Maximum Clock frequency		001	81 J-10		35	50		MHz
<sup>t</sup> PLH	Data to Output delay		ga.€	17	25	80 -	t lac		ns
<sup>t</sup> PHL	Data to Output delay		1 1	12	25		eury .		ns
t <sub>PLH</sub>	Clock/Enable to output delay	$C_L$ = 45pF $R_L$ = 667 $\Omega$	-	20	35	2 -	19	30	ns
t <sub>PHL</sub>			130	18	35	01-	15	30	ns
t <sub>PZL</sub>	Output Enable delay		0	25	36		21	30	ns
<sup>t</sup> PZH	Output Enable delay			17	30	income!	20	30	ns
tPLZ	Output Disable delay	C - 505 B - 6670	i de de la compania del compania del compania de la compania del compania del compania de la compania del c	18	29	NANCHINA	18	29	ns
<sup>†</sup> PHZ	Output Disable delay	$C_L = 5pF$ $R_L = 667\Omega$		16	24		16	24	ns

#### **Absolute Maximum Ratings**

Appoint maximum rading	
Supply Voltage, VCC	7V
Input Voltage	
Off-state output voltage	QMQ5
Storage temperature	65° to +150°C

#### **Operating Conditions**

SYMBOL	化計學方	PARAMETER		TARY YP MAX	COI	MER O	MAX	UNIT
V <sub>CC</sub>	Supply voltage	The state of the s	4.5	5 5.5	4.75	5	5.25	V
TA	Operating free air tempera	ture	-55	125	0		75	°C
t <sub>w</sub> of	Width of Clock/Gate	High	6		6		08	200
	width of Clock/Gate	Low	7.3		7.3			ns
		S533	01		01			ns
t <sub>su</sub>	Set up time	S534	51		51			110
	Hald San	S533	101		101		70	ns
th os	Hold time	S534	51		51	45.4		115

#### **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAMETER	TEST CO	NDITIONS	of State and Ten	LITAI TYP	RY MAX	CO	MMER TYP	CIAL	UNIT
V <sub>IL</sub>	Low-level input voltage			75.79		0.8	17.18		0.8	V
V <sub>IH</sub> or	High-level input voltage	180 ° 100 ° 1	of 1	2	43	4	2		- g8	V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>1</sub> = -18mA		as and	-1.2		7000	-1.2	V
IIL	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.5V	or	30	-0.25	N. Committee	Da	-0.25	mA
1 <sub>IH</sub>	High-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7V			50		×	50	μΑ
11	Maximum input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5V			1			1	mA
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8V, V <sub>IH</sub> = 2V	I <sub>OL</sub> = 20mA			0.5			0.5	٧
Vон	High-level output voltage	V <sub>CC</sub> = MIN; V <sub>IL</sub> = 0.8V,	I <sub>OH</sub> '= -2mA	2.4	3.4					V
OH	VEQ-VVV-	V <sub>IH</sub> = 2V	I <sub>OH</sub> = -6.5mA				2.4	3.1		V
lozL	0"	V <sub>CC</sub> = MAX,	V <sub>O</sub> = 0.5V			-50	1		-50	μΑ
lozh	Off-state output current	$V_{IL} = 0.8V,$ $V_{IH} = 2V$	V <sub>O</sub> = 2.4V	70		50			50	μΑ
los	Output short-circuit current *	V <sub>CC</sub> = MAX		-40		-100	-40		-100	mA
Lan	Supply current	V <sub>CC</sub> = MAX,	S533		105	160		105	160	mA
cc	Cappiy Carlott	Outputs open	S534		90	140		90	140	MA


#### \*Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second

#### Switching Characteristics V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

SYMBOL	PARAMETER	TEST CONDITIONS (See Interface Test Load/Waveforms)	MIN	S533 TYP	MAX	MIN	S534 TYP	MAX	UNIT
fMAX	Maximum Clock frequency	OL ARE SPECIFIED BY THE SWITCHING				75	100	14,	MHz
<sup>t</sup> PLH	Data to Output delay			9	18		-		ns
t <sub>PHL</sub>	Data to Output delay			5	16	7.			ns
t <sub>PLH</sub>	Clask/Eashle to sutput delay	$C_L = 15pF$ $R_L = 280\Omega$		12	22		11	20	ns
t <sub>PHL</sub>	Clock/Enable to output delay			7	20		8	18	ns
t <sub>PZL</sub>	Output Enable delay			11	20		11	20	ns
t <sub>PZH</sub>	Output Enable delay			8	17		8	17	ns
t <sub>PLZ</sub>	Output Disable delay	C:- 50E B - 2000		8	16		7	16	ns
<sup>t</sup> PHZ	Output Disable delay	$C_{L} = 5pF$ $R_{L} = 280\Omega$		6	13		5	13	ns


13

#### **Die Configuration**



Die Size: 106 x 66 mil

#### **Test Load**



FOR THE 'S533/534

 ${
m R_O}$  = 1K  $\Omega$ RL, CL ARE SPECIFIED BY THE SWITCHING CHARACTERISTICS TABLE

FOR THE 'LS533/54

 $\rm R_{O}=5K\Omega$   $\rm R_{L},\,C_{L}$  ARE SPECIFIED BY THE SWITCHING CHARACTERISTICS TABLE

## 8-Bit Latches, Octal Registers With 32mA Outputs SN74S531 SN74S532

#### Features/Benefits

- 32mA I<sub>OL</sub>
- 3-state outputs drive bus lines
- 20-pin SKINNYDIP® saves space
- · 8 bits matches byte boundaries
- Hysteresis improves noise margin
- Low current PNP inputs reduce loading
- Ideal for microprocessor interface
- Pin-compatible with SN74S373/4 can be direct replacement when high drive capability is required

#### Description

In addition to the standard S and LS latches and registers, Monolithic Memories provides increased output sink current (IOL) from the standard Schottky IOL of 20 mA to an improved 32 mA

The higher  $I_{OL}$  is intended for upgrading systems which presently satisfy 32 mA requirements with SN54/74365A, 366A, 367A, 368A, hex buffers.

#### **Ordering Information**

PART NUMBER	PKG	TEMP	POLARITY	TYPE	POWER
SN74S531	N,J	com	Non-	Latch	AT
SN74S532	N,J	com	invert	Register	S

The latch passes eight bits of data from the inputs (D) to the outputs (Q) when the gate (G) is high. The data is "latched" when the gate (G) goes low. The register loads eight bits of input data and passes it to the output on the "rising edge" of the clock.

The three-state outputs are active when  $\overline{OE}$  is low, and high-impedance when OE is high. Schmitt-trigger buffers at the gate/clock inputs improve system noise margin by providing typically 400 mV of hysteresis.

All of the 8-bit devices are packaged in the popular 20-pin SKINNYDIP®.

#### **Function Tables**

531 8-Bit Latch


ŌĒ	G	D	Q
L	Н	Н	Н
L	Н	L	L
L	1.8	X	Qo
Н	X	X	Z

#### 532 8-Bit Register


		ser disconstruction	
ŌĒ	СК	D	Q
L	1	Н	Н
L	1	L	L
L	L	X	Qo
Н	X	X	Z

#### Logic Symbols

531 8-Bit Latch



532 8-Bit Register



13

TWX: 910-338-2376

Monolithic MM Memories

#### **Absolute Maximum Ratings**

Supply Voltage, VCC
Input Voltage 5.5V
Off-state output voltage
Storage temperature65° to +150°C

#### **Operating Conditions**

SYMBOL	P	ARAMETER	MIN	COMMERCIA TYP	L MAX	UNIT	
Vcc	Supply voltage	NUMBER	4.75	5	5.25	V	
TA	Operating free air temperatu	ire in researing	0	acuda saves	75	°C	
. 8	Width of Clock/Enable	High	6	6	natches byle		
tw	Width of Clock/Enable	SN74563 woJ.	7.3	7.3	sals improves	ns	
	Cata a time	S531	01 20000	ol col Ol chuc	ment PNP in		
tsu	Setup time	S532	51	51	e microuroca	ns	
erit of (O)	nt oils of data from the inputs	A Map to allo triple a S531 Hotel erit		101 101			
th	Hold time	S532	21	21	d narky Inem	ns	

#### **Electrical Characteristics** Over Operating Conditions

CVMDOL	PARAMETER	TEOT OF	NIDITIONS	SELLOVEL	COMMERCIAL	is eur or uc	11005	
SYMBOL	PARAMETER	nerw entestico	INDITIONS	MIN	TYP	MAX	UNIT	
VIL	Low-level input voltage	Vm 004 vileologi	No succession		-10.	0.8	V	
VIH	High-level input voltage			2			V	
VIC	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18mA	ny system	mostrato tot paorie	-1.2	V	
1 <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.5V	S-market 1	one carrotte memory on	-0.25	mA	
IН	High-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7V			50	μΑ	
11	Maximum input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5V		aal	da7 nbi	mA	
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8V, V <sub>IH</sub> = 2V	I <sub>OL</sub> = 32mA		531 8-Bit Latch	0.5	V	
Vон	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8V, V <sub>IH</sub> = 2V	I <sub>OH</sub> = -6.5mA	2.4	3.1	I L L L	V	
OZL		$V_{CC} = MAX,$ $V_{II} = 0.8V,$	V <sub>O</sub> = 0.5V			-50	μΑ	
lozh	Off-state output current	V <sub>IL</sub> = 0.8V, V <sub>IH</sub> = 2V	V <sub>O</sub> = 2.4V		531 6-Bit Latch	50	μΑ	
los	Output short-circuit current *	V <sub>CC</sub> = MAX,		-40		-100	mA	
loo	·Supply current	V <sub>CC</sub> = MAX,	S531	DD. (0)	105	160	- mA	
1cc	20 - CX	Outputs open	S532	De [4]	90	140	IIIA	


<sup>\*</sup>Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

#### Switching Characteristics V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C


SYMBOL	PARAMETER	TEST CONDITIONS (See Interface Test Load/Waveforms)	MIN	S531 TYP	MAX	MIN	S532 TYP	MAX	UNIT
fMAX	Maximum Clock frequency		3.30	-1"		75	100		MHz
<sup>t</sup> PLH	Data to Output delay		G3	7	12	a-	30 7		ns
<sup>t</sup> PHL	Data to Output delay		0.83	7	12	a-	n Egn		ns
t <sub>PLH</sub>	Clock/Enable to output delay	$C_L = 15pF$ $R_L = 280\Omega$		7	14	30	8	15	ns
t <sub>PHL</sub>	Clock/Ellable to output delay		- 130	12	18		11	17	ns
<sup>t</sup> PZL	Output Enable delay		61	11	18		111	18	ns
<sup>t</sup> PZH	Output Enable delay			8	15		8	15	ns
<sup>†</sup> PLZ	Output Disable delay	C 5pE B 2800		8	12		7	12	ns
t <sub>PHZ</sub>	Output Disable delay	$C_L = 5pF$ $R_L = 280\Omega$		6	9		5	9	ns

Inverting, 32 mA Outputs

#### **Die Configuration**




Die Size: 63 x 100 mil



Die Size: 76 x 87 mil

#### **Test Load**



13

## 8-Bit Latches, Octal Registers With Inverting, 32 mA Outputs

SN74S535 SN74S536

#### Features/Benefits

- Inverting outputs
- 32 mA IOL
- · 3-state outputs drive bus lines
- 20-pin SKINNYDIP® saves space
- · 8 bits matches byte boundaries
- · Hysteresis improves noise margin
- Low current PNP inputs reduce loading
- Ideal for microprocessor interface
- Pin-compatible with SN74S533/4 can be direct replacement when hi-drive capability is required

#### Description

In addition to the standard S and LS latches and registers, Monolithic Memories provides increased output sink current (IOI ) from the standard Schottky IOI of 20 mA to an improved 32 mA, also inverting outputs instead of the standard noninverting outputs.

The higher IOL is intended for upgrading systems which


#### **Function Tables**

535 8-Bit Latch (Inverting)

ŌĒ	G	D	Q
L	Н	Н	L
L	Н	L	Н
L	L	X	Q <sub>0</sub>
н	X	X	Z

#### **Logic Symbols**

535 8-Bit Latch (Inverting)



#### **Ordering Information**

PART NUMBER	PKG	TEMP	POLARITY	TYPE	POWER	
SN74S535	N,J	com	Invert	Latch	S	
SN74S536	N,J	com	invert	Register	3	

presently satisfy 32 mA requirements with SN54/74365, 366, 367, 368, hex buffers. The inverting outputs are intended for bus applications that require inversion as in interfacing the Am2901A 4-Bit Slice to an active low bus.

The latch passes eight bits of data from the inputs (D) to the outputs (Q) when the gate (G) is high. The data is "latched" when the gate (G) goes low. The register loads eight bits of input data and passes it to the output on the "rising edge" of the clock.

The three-state outputs are active when OE is low, and highimpedance when OE is high. Schmitt-trigger buffers at the gate/clock inputs improve system noise margin by providing typically 400 mV of hysteresis.


All of the 8-bit devices are packaged in the popular 20-pin SKINNYDIP®.

536 8-Bit Register (Inverting)

ŌĒ	CK	D	Q
L	1	Н	L
L	1	L	Н
L	Ĺ	X	Qo
Н	X	X	Z

Test L

536 8-Bit Register (Inverting)



#### **Absolute Maximum Ratings**

Supply Voltage, VCC	7V
Input Voltage	5.5V
Off-state output voltage	5.5V
Storage temperature	O°C

#### **Operating Conditions**

SYMBOL	PARAMETER		MIN	COMMERCIA TYP	L MAX	UNIT	
VCC	Supply voltage	Ele_00	30	4.75	5	5.25	V
TA	Operating free air temperature			0		75	°C
90	Width of Clock/Enable	High	05.8	6	6	and a	ns
t <sub>w</sub>	Width of Clock/Enable	Low		7.3	7.3		ns
	Code None	S535		01	01		
t <sub>su</sub>	Setup time	S536		51	51		ns
14年1日 11日 11日本日本日本日本日本日本日本日本日本日本日本日本日本日本日本日		S535		101	101		
th 👓	Hold time	S536	05-10	51	21	70	ns

#### **Electrical Maximum Ratings** Over Operating Conditions


SYMBOL	DADAMETER	PARAMETER TEST CONDITIONS		CO	MMERCIAL		UNIT
SYMBOL	PAHAMETER			MIN	TYP	MAX	UNIT
VIL	Low-level input voltage			POLICE DA		0.8	V
V <sub>IH</sub>	High-level input voltage	108 OB		2			V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA		MIN VINITE	-1.2	V
IIL.	Low-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 0.5V	7 35	2-1 20	-0.25	mA
IH	High-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.7V			50	μΑ
I <sub>I</sub>	Maximum input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 5.5V			1	mA
VOL	Low-level output voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$ $V_{IH} = 2V$	I <sub>OL</sub> = 32mA			0.5	V
Vон	High-level output voltage	$V_{CC} = MAX$ $V_{IL} = 0.8V$ $V_{IH} = 2V$	I <sub>OH</sub> = -6.5mA	2.4	3.1		V
lozL	Off state autout aurent	V <sub>CC</sub> = MIN	V <sub>O</sub> = 0.5V			-50	μΑ
lozh	Off-state output current	V <sub>IL</sub> = 0.8V V <sub>IH</sub> = 2V	V <sub>O</sub> = 2.4V			50	μΑ
los	Output short-circuit current *	VCC	P THEST	-40		-100	mA
1	Supply current	V <sub>CC</sub> = MAX	S535	PROM OUTPUT	105	160	mA
'cc	oupply current	Outputs open	S536	TOD I PERCENTO	90	140	mA

\*Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

#### Switching Charcteristics V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C


SYMBOL	PARAMETER	TEST CONDITIONS (See Interface Test Load/Waveforms)	MIN	S535 TYP	MAX	MIN	S536 TYP	MAX	UNIT
fMAX	Maximum Clock frequency		1			75	100		MHz
t <sub>PLH</sub>	Data to Output delay		100	9	18				ns
t <sub>PHL</sub>	Data to Output delay		8	5	16				ns
tPLH	Clock/Enable to output delay	$C_L = 15pF$ $R_L = 280\Omega$		12	22		11	20	ns
tPHL	Clock/Enable to output delay			7	20		8	18	ns
<sup>t</sup> PZL	Output Enable delay			11	20		11	20	ns
<sup>t</sup> PZH	Output Enable delay	tput Enable delay		8	17		8	17	ns
tPLZ	Output Disable delay	$C_1 = 5pF$ $R_1 = 280\Omega$		8	16		7	16	ns
<sup>t</sup> PHZ	Cutput Disable delay	$C_L = 5pF$ $R_L = 280\Omega$		6	13		5	13	ns


#### **Die Configuration**




Die Size: 106 x 66 mil

#### **Test Load**







#### **Test Waveforms**




#### SETUP AND HOLD



**PULSE WIDTH** 



PROPAGATION DELAY



#### **ENABLE AND DISABLE**

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All diodes are 1N916 or 1N3064.
- C. For Series 54/74S,  $R_O=1K$ ,  $V_T=1.5V$ . For Series 54/74LS,  $R_O=5K$ ,  $V_T=1.3V$  excepting 54/74LS310, 340, 341, 344. For Series 54/74LS310, 340, 341, 344  $R_O=5K$ ,  $V_T=V_{T+}=1.7V$  for low to high input transition. For Series 54/74LS310, 340, 341, 344  $R_O=5K$ ,  $V_T=V_{T-}=0.9V$  for high to low input transition.
- D. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
  Waveform 2 is for an output with internal conditions such that the output is high except when


Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- E. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
- F. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z  $_{\rm Out}$  = 50  $\Omega$  and: For Series 54/74S,  $t_{\rm R} \leq$  2.5 ns,  $t_{\rm F} \leq$  2.5 ns.

For Series 54/74LS and PALs,  $t_{\hbox{\scriptsize R}} \leq$  15ns,  $t_{\hbox{\scriptsize F}} \leq$  6 ns.

G. When measuring propagation delay times of 3-state outputs, switches S1 and S2 are closed.

13



## **Octal Dynamic-RAM Driver** with 3-state Outputs

SN54/74S700/-1 SN54/74S730/-1 SN54/74S734/-1 SN54/74S731/-1

FOR MORE DETA SEE SECTION 10

#### Features/Benefits:

- Provides MOS voltage levels for 16 K and 64 K D-RAMs
- Undershoot of low-going output is less than -0.5 V
- Large capacitive drive capability
- Symmetric rise and fall times due to balanced output impedance
- Glitch-free outputs at power-up and power-down
- 20-pin SKINNYDIP® saves space
- 'S730/734 are exact replacement for the Am2965/66
- 'S700/730/731/734 are pin-compatible with 'S210/240/241/244. and can replace them in many applications
- 'S700-1/730-1/731-1/734-1 have a larger resistor in the output stage for better undershoot protection
- Commercial devices are specified at V<sub>CC</sub>±10%.

#### **Description:**

The 'S700, 'S730, 'S731, and 'S734 are buffers that can drive multiple address and control lines of MOS dynamic RAMs. The 'S700 and 'S730 are inverting drivers and the 'S731 and 'S734 are non-inverting drivers. The 'S700/731 are pin-compatible with the 'S210/241 and have complementary enables. The 'S730 is pin-compatible with the 'S240 and an exact replacement for the Am2965. The 'S734 is pin-compatible with the 'S244 and an exact replacement for the Am2966.

These devices have been designed with an additional internal resistor in the lower output driver transistor circuit, unlike regular octal buffers. This resistor serves two purposes: it causes a slower fall time for a high-to-low transition, and it limits the undershoot without the use of an external series resistor.

The 'S700, 'S730, 'S731, and 'S734 have been designed to drive the highly-capacitive input lines of dynamic RAMs. The drivers

#### **Ordering Information**

PART NUMBER	PKG	TEMP	ENABLE	POLARITY	POWER
SN54S700/-1	J,F,L	Mil	High-	onfiguration	
SN74S700/-1	N,J	Com	Low	- Immort	80
SN54S730/-1	J,F,L	Mil	DATE STATE		
SN74S730/-1	N,J	Com	Low	totras byta b	
SN54S731/-1	J,F,L	Mil	High-	nleroproce	1019891
SN74S731/-1	N,J	Com	Low	Non-	shoed
SN54S734/-1	J,F,L	Mil	sters are u	Invert	tid-8 ear
SN74S734/-1	N,J	Com	Low	Ssor bus. Ar	soorgon


provide a guaranteed VOH of VCC - 1.15 volts, limit undershoot to 0.5V, and exhibit a rise time symmetrical to their fall time by having balanced outputs. These features enhance dynamic RAM performance.


For a better-controlled undershoot for lightly capacitive-loaded circuits the 'S700-1, 'S730-1, 'S731-1, 'S734-1 provide a larger resistor in the lower output stage. Also an improved undershoot voltage of -0.3 V is provided in the 'S700-1 series.

A typical fully-loaded-board dynamic-RAM array consists of 4 banks of dynamic-RAM memory. Each bank has its own RAS and CAS, but has identical address lines. The RAS and CAS inputs to the array can come from one driver, reducing the skew between the RAS and CAS signals. Also, only one driver is needed to drive eight address lines of a dynamic RAM. The propagation delays are specified for 50pf and 500pf load capacitances, and the commercial-range specifications are extended to V<sub>CC</sub> ± 10%.

All of the octal devices are packaged in the popular 20-pin SKINNYDIP™ I oz zud tugtuo ris es O prilidana X-00 no beldane

#### **Logic Symbols**





SKINNYDIP is a registered trademark of Monolithic Memories


## 8-Bit Latches/ **Registers with Readback**

#### Features RAJOY BUSANE SMET DNG RESMUNTRAG

- . I/O port configuration enables output data back onto input bus
- 20-pin SKINNYDIP® saves space
- · 8 bits matches byte boundaries
- Ideal for microprocessor interface

#### **Description**

These 8-bit latches/registers are useful for I/O operations on a microprocessor bus. An image of the output data can be read back by the CPU. This operation is important in control algorithms which make decisions based on the previous status of output controls. Rather than storing a redundant copy of the output data in memory, simply reading the register as an I/O port allows the data to be retrieved from where it has been stored in an 'LS793/4, for verification and/or updating.



The data is loaded in the registers on the low-to-high transition of the clock (CK), from the 'LS794. The data is passed through the 'LS793 when the gate (G), is High, and it is "latched" when G changes to Low. The output enable, OE is used to enable data on D0-D7. When OE is low the output of the latches/registers is enabled on D0-7, enabling D as an output bus so that the host can perform a read operation. When OE is high, D0-7 are inputs to the latches/registers configuring D as an input bus.

The output drive of these commercial parts for any output pin is IOI = 24 mA. They are available in the popular 20-pin SKINNYDIP® package.

#### 'LS793 Function Table

G	OE	Q	D
211 10	/LL 19:	Q <sub>0</sub> **	Output, Q
CAS FL	H	Q <sub>0</sub> **	Input
H <sup>†</sup>	L	D*	Input Output, Q*
Н	H	D	Input


- \* In this case the output of the latch feeds the input, and a "race" condition results.
- \*\* Q represents the previous "latched" state.
- † This transition is not a normal mode of operation and may produce hazards.

#### **Ordering Information**

PART NUMBER	PKG	TEMP	POLARITY	TYPE	POWER
SN54LS793 SN74LS793	J,F,L N,J,L	mil	Non-	Latch	S I SK
SN54LS794 SN74LS794	J,F,L N,J,L	mil com	invert	Register	\$730/734 \$700/730

W (Cerpak), D (Side-brazed ceramic dual-in-line) packages are also available for both parts.

#### Logic Symbol



#### LS794 Function Table

CK	ŌĒ	a Q	D
LorHorl	F 3 542	Q <sub>0</sub>	Output, Q
LorHor	Halan	Qn	Input
	L	Qn	Output, Q*
or Ert	H I SYS	D	Input

\* In this case the output of the register is clocked to the inputs and the overall Q output is unchanged at Q<sub>0</sub>.

TWX: 910-338-2376



#### Switching Characteristics Vcc = sv, TA = 25°C Switching Characteristics Vcc = sv, TA = 25°C

Supply voltage VCC	7 V
Input voltage	7 V. TEST CONDITIONS
Off-state output voltage	MIM (emotaveWhood iseT abetraful sell). H31588/APIA9
Storage temperature range	65° to +150°C

#### **Operating Conditions**

SYMBOL	PARA 25 14	METER		MIN	ILITARY TYP MAX	COMMER MIN TYP		UNIT			
V <sub>CC</sub>	Supply voltage			4.5	5 5.5	4.75 5	5.25	ZV			
TA	Operating free air temperatur	е		-55	125	0	75	°C			
20 ns	Width of Clock/Gate	High nas = 1	C. = 50F B	15	tysion s	15		t let			
20 ws	Width of Clock/Gate	Low		15		15		ns			
	Catura tima		'LS793	15↓	LOW during thes	10↓	LS793 G	For the			
<sup>t</sup> su	Setup time	'LS794	151		151	2707 250					
	energy affecting factoring	IN SAC FOR	'LS793	10↓	G81182 15711	10↓		ns			
th	Hold time		'LS794	of		ot	( Ver				

<sup>1</sup> The arrow indicates the transition of the clock/gate input used for reference. 1 for the low-to-high transitions, 1 for the high-to-low transitions.

#### **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAMETER	ONDITION		TARY YP MAX		MMER	MAX	UNIT	
VIL	Low-level input voltage				0.7			0.8	V
VIH	High-level input voltage	tput delay in the Swit	specified as Data to Ou	e 2 inq erit n	a flows throug	2	IDIH el	when gate	Ver
V <sub>IC</sub>	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA		-1.5			-1.5	V
IIL	Low-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 0.4V		-250		-	-250	μΑ
IH	High-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 2.7V	SIG GW	40	RIUS	000	40	μΑ
I	Maximum input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 7V		0.1	121		0.1	mA
V 8	Low-level output voltage	V <sub>CC</sub> = MIN V <sub>IL</sub> = MAX	I <sub>OL</sub> = 12mA	-112	0.25 0.4	0.25		0.4	V
VOL	Low-level output voltage	V <sub>IH</sub> = 2V	I <sub>OL</sub> = 24mA	190		Y	0.35	0.5	
Vou best	High-level output voltage	V <sub>CC</sub> = MIN	I <sub>OH</sub> = -1mA	2.4	1.4 na \$	¥			V
VOH	High-level output voltage	$V_{IL} = MAX$ $V_{IH} = 2V$	I <sub>OH</sub> = -2.6mA			2.4	3.1		V
IOZL	Off-state output current	VCC = MAX	V <sub>O</sub> = 0.4V		250		-250		μΑ
OZH	On-state output current	VIL = MAX VIH = 2V	V <sub>O</sub> = 2.7V		40			40	μΑ
los	Output short-circuit current*	V <sub>CC</sub> = MAX		-30	-130	-30		-130	mA
lcc	Supply current	V <sub>CC</sub> = MAX	'LS793	Rt = 280 O	120	0		120	A
trest elirter	the latch control "G" should be low	Outputs open	'LS794		120		30	120	mA


<sup>\*</sup> Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

#### Switching Characteristics V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C


SYMBOL	PARAMETER	TEST CONDITIONS (See Interface Test Load/Waveforms)	'LS793 MIN TYP N	1AX	LS794 MIN TYP	MAX	UNIT
fMAX	Maximum clock frequency				35 50	temper	MHz
<sup>t</sup> PLH_	Data to output dalay		12	18			ns
tPHL	Data to output delay	C = 45pF D = 200 ()	12	18	i Condisi	ardin	ns
t <sub>PLH</sub>	Clock/gate to output delay	$C_L = 45pF R_L = 280 \Omega$	17	25	9	20	ns
t <sub>PHL</sub>	Clock/gate to output delay	RET	12	25	14	20	ns
t <sub>PZL</sub>	Output enable delay		15	20	stlov via15	20	ns
<sup>t</sup> PZH	Output enable delay		sautered met	20	oftrating for	20	ns
<sup>t</sup> PLZ	Output disable delay	C = 50F B = 000 0	8	20	8	20	ns
t <sub>PHZ</sub>	Output disable delay	$C_L$ = 5pF $R_L$ = 280 $\Omega$	9 911	20	9	20	ns

† For the 'LS793, G should remain LOW during these tests

#### 'LS793 Timing Diagrams




#### 'LS794 Timing Diagrams




The case when gate is HIGH and data flows through the part is specified as Data to Output delay in the Switching Characteristics table. (V<sub>T</sub> = 1.3V).

#### **Test Loads**


#### FOR D OUTPUTS-ENABLE AND DISABLE



#### PULSE WIDTH



#### **ENABLE AND DISABLE WAVEFORMS**




For the 'LS793, the latch control "G" should be low while testing the enable and disable times, so that the output (Q) does not change.  $(V_T = 1.3V)$ .

NOTES: A. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.


#### **Die Configuration**

SN54/74LS793



Die Size: 79 x 127 mil

SN54/74LS794



13

13-64

Introduction **Military Products Division** PROM ROM **Character Generators** PLETM PAL®/HAL® Circuits HMSI™ FIFC **Memory Support Series Arithmetic Elements and Logic** Multipliers/Dividers Interface 13 General Information 14 **Package Drawings** 

Representatives/Distributors 16

#### **Setup Time**

#### Setup time, t<sub>SU</sub>

The time interval between the application of a signal that is maintained at a specified input terminal and a consecutive active transition at another specified input terminal.

- NOTES: 1. The setup time is the actual time between two events and may be insufficient to accomplish the setup. A minimum value is specified that is the shortest interval for which correct operation of the logic element is guaranteed.
  - The setup time may have a negative value in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the logic element is guaranteed.

#### Voltage

#### High-level input voltage, VIH

An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables.

NOTE: A minimum is specified that is the least positive value of high-level voltage for which operation of the logic element within specification limits is guaranteed.

#### High-level output voltage, VOH

The voltage at an output terminal with input conditions applied that according to the product specification will establish a high level at the output.

#### Input clamp voltage, VIC

An input voltage in a region of relatively low differential resistance that serves to limit the input voltage swing.

#### Low-level input voltage, VIL

An input voltage level within the less positive (more negative) of the two ranges of values used to represent the binary variables.

NOTE: A maximum is specified that is the most positive value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.

#### Low-level output voltage, Vol.

The voltage at an output terminal with input conditions applied that according to the product specification will establish a low level at the output.

#### Negative-going threshold voltage, VT

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage,  $V_{T+}$ .

#### Positive-going threshold voltage, VT+

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage,  $V_{T-}$ 

#### **Truth Table Explanations**

H = high level (steady-state)

= low level (steady-state)

= transition from low to high level

= transition from high to low level

X = irrelevant (any input, including transitions)

Z = off (high-impedance) state of a 3-state output

a..h = the level of steady-state inputs at inputs A through H respectively

Q<sub>0</sub> = level of Q before the indicated steady-state input conditions were established

 $\overline{\mathbb{Q}}_0$  = complement of  $\mathbb{Q}_0$  or level of  $\overline{\mathbb{Q}}$  before the indicated steady-state input conditions were established

 $\mathsf{Q}_n = \mathsf{level}$  of Q before the most recent active transition indicated by  $\downarrow$  or  $\uparrow$ 

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.

If, in the input columns, a row contains H, L, and/or X together with  $\uparrow$  and/or  $\downarrow$ , this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level (H, L, Q0, or  $\overline{Q}_0$ ), it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output.

#### Clock Frequency 2003 half as viewillogest ment sterepeth

#### Maximum clock frequency, fmax

The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification.

#### Current blottes askirm) each tease level 8 to early vnA lettlet riture

#### High-level input current, IIH allowed at Lennard addates

The current into \* an input when a high-level voltage is applied to that input.

#### High-level output current, IOH

The current into \* an output with input conditions applied that according to the product specification will establish a high level at the output.

#### High-level output current, ICEX

The high-level leakage current of an open collector output.

#### Low-level input current, IIL

The current into \* an input when a low-level voltage is applied to that input.

#### Low-level output current, IOL

The current into \* an output with input conditions applied that according to the product specification will establish a low level at the output.

### Off-state (high-impedance-state) output current (of a three-state output), $I_{\mbox{\scriptsize OZ}}$

The current into \* an output having three-state capability with input conditions applied that according to the product specification will establish the high-impedance state at the output.

#### Short-circuit output current, los

The current into \* an output when that output is short-circuited to ground (or other specified potential) with input conditions applied to establish the output logic level farthest from ground potential (or other specified potential).

#### Supply current, ICC

The current into \* the V<sub>CC</sub> supply terminal of an integrated circuit.

\*Current out of a terminal is given as a negative value.

#### **Hold Time**

#### Hold time, th

The interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal.

- NOTES: 1. The hold time is the actual time between two events and may be insufficient to accomplish the intended result. A minimum value is specified that is the shortest interval for which correct operation of the logic element is guaranteed.
  - The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of data and the active transition) for which correct operation of the logic element is guaranteed.

#### Output Enable and Disable Time

## Output enable time (of a three-state output) to high level, tpzH (or low level, tpzL)

The propagation delay time between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined high (or low) level.

## Output enable time (of a three-state output) to high or low level, tpzx

The propagation delay time between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to either of the defined active levels (high or low).

### Output disable time (of a three-state output) from high level, tpHZ (or low level, tpLZ)

The propagation delay time between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined high (or low) level to a high-impedance (off) state.

#### Output disable time (of a three-state output) from high or low level, tpxz

The propagation delay time between the specified reference points on the input and output voltage waveforms with the three-state output changing from either of the defined active levels (high or low) to a high-impedance (off) state.

tea is the output enable access time of memory devices. ter is the output disable (enable recovery) time of memory devices.

#### **Propagation Time**

#### Propagation delay time, tpp

The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level.

Pager Tage Format Input

#### Propagation delay time, low-to-high-level output, tpLH

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level.

#### Propagation delay time, high-to-low-level output, tpHL

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level.

tAA is the address (to output) access time of memory devices.

#### **Pulse Width**

#### Pulse width, tw

The time interval between specified reference points on the leading and trailing edges of the pulse waveform.

#### Programming Input Formats

Monolithic Memories can program your ROM or PROM from input data in any of several types: truth table, punched cards, paper tape or preprogrammed ROM or PROM. However, the preferred input data for PROMs is paper tape and for ROMs punched cards.

#### **Truth Table Inputs**

Devices are programmed at our facility from Monolithic Memories truth table forms (available on request). For customers desiring to make their own forms, examples are shown below:

4-BIT	WORD	PI	N	10	tan.	1	12		13	
OUTPUT	NUMBER			04 03 02			on the	01		
	0			H		H.	Н		L	
ecnanele	the specified i			L						
	ltage waveforms									
	defined high (or l	erit r								
	255			IS [						
8-BIT	WORD PIN	17	16	15	14	13	11	10	9	
OUTPUT	NUMBER	08	07	06	05	04	03	02	01	
	ither of 10e define									
	ance (off) state.	bbq	пН	ipld.	H	Loc	H	b	H	
	time of memory									
	ecovery), time of	eld	879	) eld	se l	10	qtuo	eri	i al	

NOTE: A high voltage on the data out lines is signified by an "H." A low voltage on the data out lines is signified by an "L." The word number assumes positive logic on the address pins, so for example, word 1023 = HHHHHHHHHHH.

LHHHHHH

#### **Paper Tape Format Inputs**

Truth tables can also be sent Monolithic Memories in an ASCII tape in either a 7 or 8 level format. Send information air mail or TWX 910-339-9224. The tape reading equipment at Monolithic Memories only recognizes ASCII characters S, B, H, L, F and E


interprets them respectively as Start, Begin a word, High data, Low data, Finish a word, and End of tape. All other characters such as carriage returns, line feeds, etc. are ignored so that comments and spaces may be sent in the data field to improve readability. Comments, however, should not use the characters S, B, H, L, F, E. Word addresses must begin with zero and count sequentially to word 31, 255, 511 or 1023 respectively.

In order to assist the machine operator in determining where the heading information stops and the data field begins, 25 bell characters or rubout characters should precede the start of the truth table. Any type of 8 level paper tape (mylar, fanfold, etc.) is acceptable. Channel 1 is the most significant bit and channel 8 (parity) is ignored. Sprocket holes are located between channels 3 and 4. Note that the order of the outputs between characters B and F is O4, O3, O2, O1, not O1, O2, O3, O4.

A typical list of characters and their machine interpretations is shown below:

# 4-BIT OUTPUT START OF TAPE BEGIN DATA FIELD DATA FIELD (H = HIGH VOLTAGE, L = LOW) FINISHED DATA FIELD SBH H L H F BHHHHF BHLLHF - Letc. BHLLLFE O4 O3 O2 O1

WORD 0 WORD 1 WORD 2 WORD 255, 511



The required heading information at the beginning of the tape is as follows:

CUSTOMER'S NAME AND PHONE	TRUTH TABLE NUMBER a 28 nevio el ladirmet a la fuo tnerse 0°
CUSTOMER'S TWX NUMBER and benitable of level wold	NUMBER OF TRUTH TABLES
PURCHASE ORDER NUMBER	TOTAL NUMBER OF PARTS
MONOLITHIC MEMORIES' PART NUMBER	NUMBER OF PARTS OF EACH TRUTH TABLE
CUSTOMER SYMBOLIZED PART NUMBER	25 BELL OR RUBOUT CHARACTERS

```
An example is shown below for a 256 x 4 PROM (6300)

SCOTT ELECTRONICS 408 426-6134

TWX 911-338-9225

PO142
6300
BLLLLF BLHLHF BLHLHF BLHHF BHHHLF BLLHHF BHHLLF BLHHF BHHLF ```

#### ROM Programming Punched Card

ROMs can be programmed using several input methods. These are truth table, punched cards in the format shown below, paper tape in the same format as cards, and paper tape in the ASCII BHLF format of the equivalent PROM.

#### Punched Card or Tape Input

First card or line (80 columns max.): enter Company Name, Part Number, Data, Number of "L's" in Pattern.

(Free Form Entry: no commas; Paper Tape Format: terminate each line with carriage return and linefeed).

#### **Hexadecimal Format**

In this format the heading required is identical to the BHLF format but the data is different. Instead of an "S," the hexadecimal data begins with the SOH character (control A). The data is then represented by the hexadecimal character (0-9 and A-F) which represents the output data of address 0, followed by a space. Next comes the output data of address 1 followed by a space, etc. The character ETX (control C) is used to end the data. Carriage return and the line feed may be included to format the data when the tape is printed.

#### optications (CRC in disk drives, etc.), that operates at 1 GRAD

#### COMPANY NAME CX 1816-2052 7-12-70 L = 796

2nd Card Or Line thru Last (80 Columns Max.)

ENTER WORD ADDRESS OF FIRST DATA FIELD IN COLUMNS 1 THRU 5

Enter First Data Field

(O<sub>10</sub> — O<sub>1</sub>) in Columns 8 thru 17

Enter Second Data Field Enter Third Data Field (O<sub>10</sub>—'O<sub>1</sub>) in Columns 19 thru 28 (O<sub>10</sub>—O<sub>1</sub>) in Columns 30 thru 39

Enter Fourth Data Field

(O<sub>10</sub>—O<sub>1</sub>) in Columns 41 thru 50

Enter Fifth Data Field

(O<sub>10</sub> — O<sub>1</sub>) in Columns 52 thru 61

Enter Sixth Data Field

(O<sub>10</sub>—O<sub>1</sub>) in Columns 63 thru 72

#### CARD 20 no courtanionaim entrabled database relationaliza-



NOTE: Output 1 (O<sub>1</sub>) is always in cols. 17,28,39,50,61,72

#### CARD 3

00006 LHLLLLLLL HLHHHHHHH LHLHHLLHHL HLHHHHLLL LLLLHHHLHL HLHHHHHLH

#### LAST CARD

01020 HILLLILLI HHLHHHHHLLI LHLHLHLH LLHLHLHHH COMM of the prior term of term of the prior term of the prior term of the prior term of the

14

#### NOTES:

- Leading edge zeroes in the word number may be eliminated.

  Columns 73 thru 80 are for comments.
- Regardless of the number of outputs which a particular ROM has, the data for a specific output always goes in a specific column.

Output 1 (01)

Columns 17, 28, 39, 50, 61, 72

Output 2 (02)
Output 3 (03)

Columns 16, 27, 38, 49, 60, 71 Columns 15, 26, 37, 48, 59, 70

Output 4 (04)

Columns 15, 26, 37, 48, 59, 70 Columns 14, 25, 36, 47, 58, 69 Output 5 (05)

Columns 13, 24, 35, 46, 57, 68

System Design Handbook

APPLICATION NOTES

Output 6 (06)

O6) Columns 12, 23, 34, 45, 56, 67 Columns 11, 22, 33, 44, 55, 66

Output 7 (07)
Output 8 (08)

Columns 10, 21, 32, 43, 54, 65 Columns 9, 20, 31, 42, 53, 64

Output 9 (09) Output 10 (10)

Columns 8, 19, 30, 41, 52, 63

 0 and 1 may replace L and H, but the customer must define for MMI whether 0 = L or 0 = H.

#### LITERATURE

IdeaLogic Brochure
Military Products Division Brochure
PAL Engineering Reference Card
PROM Cross Reference Guide
Reliability Report
Reliability Report (Plastic Packages)
SHRP—Super High Reliability Products Brochure
Testing Your PAL Devices

#### **HANDBOOKS**

PAL Handbook System Design Handbook

#### **APPLICATION NOTES**

AN-100
PROMS, PALS, FIFOS, AND MULTIPLIERS TEAM UP TO IMPLEMENT SINGLE-BOARD HIGH-PERFORMANCE AUDIO SPECTRUM ANALYZER (System Design Handbook, Section 1)

The teamwork of a logic device (PAL), a memory device (PROM), a buffer (FIFO), and multiplier chips makes cost-effective and efficient digital signal processing (DSP). This idea is illustrated through the audio spectrum analyzer, but is not limited to that use. Creative designers will soon develop low cost/high performance architectures that can perform as well as the example given.

## AN-103 A DEDICATED MULTIPLIER/DIVIDER SPEEDS UP MULTIPLICATION AND DIVISION FOR 8-BIT MICROPROCESSORS

This paper presents a dedicated chip to upgrade the performance level of the 8-bit microprocessor. Implementation with the Intel 8085 and Motorola 6800 microprocessors are examined in detail. This multiplier diminishes the software overhead and accelerates the execution time by a FACTOR OF 20. With minimal interfacing of Monolithic Memories' 74S508 the 8-bit microprocessor can use its hardware to do the "number crunching." Examples and block diagrams clarify the process.

## AN-104 IMPLEMENTING A VIDEO CONTROLLER USING PROGRAMMABLE ARRAY LOGIC (PAL Handbook, Section 7)

A video controller is needed to bridge the outside world (such as a keyboard or computer) with the screen. An overview of video starting with the basics is presented in this paper, the author follows with a detailed design of a video-controller board. There are many possibilities to implement the video-controller board, but an efficient one using PALs is given. The complete PAL designs and the PC-board artwork are included.

#### (System Design Handbook, Section 2)

There is a growing interest in providing data communication links to connect several processors and peripherals into one local area network. One of the most popular networks is the Ethernet. To insure reliable communications in the network an efficient error detection scheme is required. The Ethernet protocol specifies a 32-bit Cycle Redundancy Check which must operate at 10 Mbits/sec.

The following article opens with a tutorial on the CRC and then shows a detailed implementation of the Ethernet CRC using Programmable Array Logic (PAL). The use of fuse programmable devices allows easy modification to accommodate other data communications protocols as well as other applications (CRC in disk drives, etc.), that operates at rates up to 13 Mbits/sec.

Computer Aided Design (CAD) is a key tool in semicustom designs such as PAL and other gate arrays. Therefore the actual CRC design was automated by a CAD software called PALASM. The Appendix contains the entire computerized documentation of the design.

## AN-107 REGISTERED PROMS IMPACT COMPUTER ARCHITECTURE (System Design Handbook, Section 3)

A family of registered PROMs offers new savings for designers of pipelined microprogrammable systems. The wide instruction register, which holds the microinstruction during execution, is now incorporated into the PROM chip. This feature saves power, improves cycle times and decreases printed circuit board area over the present technique of using an external instruction register. Those designs which were previously non-pipelined can now be upgraded with little additional cost.

#### AN-109 HIGH-QUALITY MUSICAL SOUND GENERATOR (System Design Handbook, Section 1)

The recent production of fast mutliplier ICs and large PROMs as well as the low cost of MSI TTL has made possible the development of a digital symphony or large group of new musical sounds. This tutorial paper describes a few basic acoustic parameters of musical sound. Then a digital architecture is developed for the synthesis of a modest sized orchestra. Only a minimal amount of musical knowledge is required to read this paper.

## AN-110 USING ADPCM FOR IMAGE COMPRESSION (System Design Handbook, Section 1)

Digital communication is a rapidly growing area causing new concern for efficient transmission and storage of data, voice and video information coding and compression by reducing the bandwidth required for transmission and the memory needed for storage to decrease the system cost. A simple method of compression Adaptive Differential Pulse Code Modulation (ADPCM) is explained and illustrated for video signals.

AHCHITECTURE, AND COMIT CIVETTO . C. Available Literature HIGH-END SUPERMINIS notice? ..loodbnoH npise@ metava (System Design Handbook, Section 4)

This paper presents cost/performance-effective design, alternatives for conventional Von Neuman uniprocessors, based on the supercomputer design philosophy of "Big, Fast, and and Simple" which is attributed to Seymour Cray.

The vehicle for presenting those alternatives is a preliminary design for a multi-MIPS 64-bit floating-point RRL supermini which incorporates arrays of 8 x 8 Cray Multipliers (74S558) and 16 x 16 Shifters (74S530), supported by other high-speed components such as 4-Bit ALUs (74S381A and 74S382A), Carry Bypasses (74S182), 8:3 Priority Encoders (74S148 and 74S348), FIFOs (67401 and 67402), and various PROMs, PALs, and interface circuits.

AN-112 FIFOs: RUBBER-BAND MEMORIES TO HOLD YOUR SYSTEM TOGETHER (LSI Databook, Section 9) (System Design Handbook, Section 7)

Data-rate matching problems are a very basic part of the life of a builder of digital systems. Today there are components called "FIFOs" which let you keep your hardware design simple, and let each portion of your system see the data rate which it wants to see, and yet let you avoid hobbling the performance of your software by constantly interrupting or intermittently halting your microprocessor. FIFO is one of those made-up words, or acronyms, formed from the initials of a phrase - in this case, "First-In, First-Out." FIFOs may be thought of as "elastic storage" devices -- "local rubber bands" between the different parts of your system, which stretch and go slack so that data rates between different subsystems do not need to match up on a short-term microsecond-bymicrosecond basis, but only need to average out to be the same over a much longer period of time. This tutorial paper both describes what FIFOs are in general, and introduces the 64 x 4 and 64 x 5 Monolithic Meories FIFOs in particular.

(Level-Sensitive Scan Design) have been used in the : 11-NA PICK THE RIGHT 8-BIT dwarf right evant supindost seem tud of croducts as well as microprogrammed architect. TIB-61 RO -INTERFACE PART FOR THE JOB molecus and line at suborg asserts (LSI Databook, Section 13, Page 13-3)

A few years ago, 20-pin 8-bit buffers, registers, latches, and transceivers came into existence as a rather haphazard upwards evolution from the MSI devices available in the mid-1970s. As time went on, usage of these parts increased until they became one of the fundamental computer-system building-block primitives - the "glue" which holds the entire system together. More recently, there has emerged an orderly, matrix-like approach to combining useful attributes of interface circuits, such as Schmitt-trigger inputs, inverting outputs, high-drive outputs, and series-resistor outputs, into specific parts.

Today the demands are to reduce component costs and system board area. Reducing parts count achieves both of these objectives at one stroke; it is now possible to effectively incorporate the equivalent of two 20-pin 8-bit interface parts into one 24-pin "16-bit interface" part. The approach is to look for common configurations of pairs of 8-bit parts, and implement the pair as a single chip.

Specialized arithmetic logic, used together with your microprocessor, can provide extra muscle for handling formidable problems like extensive number-crunching operations. In particular, the Monolithic Memories SN54/74S516 bipolar multiplier/divider/accumulator can team up with a 16-bit microprocessor such as the 68000 in a co-processor arrangement that significantly improves arithmetic throughput.

The 'S516 uses special hardware and Booth-algorithm techniques to perform multiplication nine times faster than the 68000, and division eight times faster than the precision arithmetic, and chained operations such as sum-of-products. These capabilities, coupled with the raw speed advantage, permit a number-crunching throughput improvement of 1.7 to 10 times (or more) over 68000-only systems, even when I/O overhead is considered.

The 'S516 is the only bipolar divider currently on the market. Its single-bus design and speed are well-matched to 16-bit systems. (However, the 'S516 is also useful in 8-bit systems where 16-bit arithmetic is required.) In general, the 'S516 can dramatically extend the life cycle of existing microcomputer systems based on microprocessors which either don't have multiplication and division instructions, or perform these operations relatively slowly. Even the 68000, a comparatively powerful microprocessor, can benefit.

The 68000 and the S516 can, therefore, team up to multiply and divide on a bus at an optimum price/performance.

THE DESIGN AND APPLICATION OF TOOLS OF THE DESIGN AND APPLICATION OF T A HIGH-SPEED MULTIPLY/DIVIDE olist vilsiasque one doldw BOARD FOR THE STD BUS. Vd Delineering absol constituence Northcon/82 Session 15 Mark and Session 15 Mar (System Design Handbook, Section 5)

A fundamental limitation in most microcomputer systems is high-speed arithmetic computing speed, especially when multiplications or divisions are required. A hardware multiply/ divide board designed to work efficiently with a STD BUS microcomputer in an industrial control system is presented.

The application described includes the simultaneous calculation of several digitally-controlled servo loops which allow control of machinery to within the resolution of servo position sensors at a bandwidth that software alone cannot Due to their interesting properties, Pseudo Randon Asiliamosa

bers (PRN) are useful across a wide spectrum of application11-NA FOUR NEW WAYS TO GO FORTH AND MULTIPLY as paibulant (LSI Databook, Section 12, Page 12-3) (System Design Handbook, Section 4)

For the last year or so, it has seemed as if every time you turned around Monolithic Memories was announcing another new multiplier. These parts generally fall into two categories: 8 x 8 flow-through Cray multipliers, and bus-oriented sequential multiplier/dividers. Although all of these parts get referred to rather casually as "multipliers," there are major differences between the two general types as to where they fit into designs, how they operate internally, how they are controlled externally, and what they can do and at what speed.

The essential idea of a Cray multiplier, as originally put together by Seymour Cray in the late 1950s with discrete logic at Control Data Corporation, is to wire up an array of full adders in the form of a binary-arithmetic-multiplication pencil-and-paper example. The Monolithic Memories 57/67558, introduced about half a decade ago, was the original single-chip Cray multiplier. Many higher-speed versions of this part have since appeared.

In contrast, the Monolithic Memories 'S516 and 'S508 busoriented sequential multiplier/dividers are intelligent peripherals for microprocessors, somewhere in between arithmetic sequential circuits and specialized bipolar microprocessors. The 'S516 and 'S508 each can perform any of 28 different multiply and multiply-and-accumulate instructions, plus any of 13 different divide instructions, at bipolar speeds, under the control of an internal state counter.

AN-117
IMPROVING YOUR MEMORY WITH 'S700-FAMILY MOS DRIVERS
(LSI Databook, Section 10, Page 10-3)
(System Design Handbook, Section 6)

Dynamic-MOS random-access-memory integrated circuits (DRAMs) are the basic components used today as building blocks for larger computer-memory systems. Even though using DRAMs may seem very straightforward, there are some major pitfalls which designers must avoid.

This applications note discusses the circumstances which arise when designing DRAM-array memory boards, such as wiring-trace capacitance and inductance, signal reflections, voltage undershoot, and asymmetric driver-circuit output impedances. Great improvements over a naive design approach are possible by practicing more sophisticated printed-writing layout techniques, and by using second-generation dynamic-MOS drivers rather than first-generation high-current drivers.

The 'S700/730/731/734 8-bit buffers are second-generation parts having electrical and switching characteristics which are especially tailored to driving the distributed-capacitance loads presented by large DRAM arrays. The rationale behind these new parts is presented here, and specific applications are discussed: avoiding information loss from a-c power failure, and fast multiplexing of row addresses with column addresses using the complementary-enable 'S700/731 drivers.

AN-118
PSEUDO RANDOM NUMBER GENERATOR
(A DISGUISED PAL)
(System Design Handbook, Section 9)

Due to their interesting properties, Pseudo Random Numbers (PRN) are useful across a wide spectrum of applications, including secure communication, test pattern generation, scramblers, and radar ranging systems. For the requirements of a given application, a "customized" PRN generator is readily implemented using PALs.

AN-119
68000 INTERRUPT CONTROLLER
(PAL Handbook, Section 6)
(System Design Handbook, Section 3)

Commercial and industrial microprocessor based systems consist of the basic block units of CPU, memory, and I/O devices. While executing the instructions in the memory the CPU must somehow be interrupted to service requests from various I/O devices. The 68000 microprocessor is a powerful 16-bit processor which makes provisions for 256 different interrupt routines. A simple and cost effective way of interfacing a peripheral's interrupt request signal to the CPU is through a Programmable Array Logic. This paper introduces two ways of designing such an interface with PALs.

AN-120
AN INTERFACE BETWEEN AN SN74S409 DYNAMIC RAM
CONTROLLER AND A 68000 CPU

(System Design Handbook, Section 6)

Dynamic RAMs were introduced to increase the compactness of a memory unit in a microprocessor based system. In order to efficiently control a dynamic RAM, some controllers are needed. Most controllers are not compatible with the microprocessor used in the system, so an interface may be needed. This interface may be implemented using Programmable Array Logic devices (PALs), as the example described in this paper (interfacing a 68000 CPU with one or more SN74S409 dynamic RAM controllers). This interface should select the desired controller, provide a refresh cycle clock to the dynamic RAM controllers and control signals to the CPU, the dynamic RAM controllers, and the dynamic RAMs. The exact implementation of other interfaces of this kind may vary depending on the CPU and the functions which can be provided by the controllers.

AN-121
ENHANCING 8086 ARITHMETIC USING
THE SN54/74S516 MULTIPLIER/DIVIDER
(System Design Handbook, Section 4)

A serious limitation in most microcomputers is arithmetic computation at high speed, especially when multiplications or divisions are required. With minimal interface and programming overhead, the operations can be performed at very high speed by the SN54/74S516 multiplier. This paper describes how a PAL is used to interface the SN54/74S516 to the INTEL 8086 Microprocessor.

AN-123 SHADOW REGISTER ARCHITECTURE SIMPLIFIES DIGITAL DIAGNOSIS

(System Design Handbook, Section 2)

A series of new devices including register and PROMs with diagnostics now make it easier for system designers to include diagnostic circuitry in microprogrammed systems. When in the diagnostic mode, these devices allow for complete system controllability and observability with a minimum of additional hardware. Other schemes such as embedding diagnostic code in a digital system and LSSD (Level-Sensitive Scan Design) have been used in the past, but these techniques have their drawbacks. This new series of products as well as microprogrammed architectures using these products will be explored in this paper.

AN-125
IMPLEMENTATION OF SERIAL/PARALLEL CRC
USING PAL DEVICES
(System Design Handbook, Section 2)

CRC, or Cycling Redundancy Check, is an error detection technique widely used in digital data communication and storage systems. CRC can be performed either serially or in parallel. Serial CRC is implemented in an environment where data is transmitted in a bit-wise manner. In systems where data is transmitted in form of bytes, it is more desirable to implement CRC in parallel. The following article will describe the hardware required for implementing both serial and parallel CRC. It will then discuss how the family of Programmable Array Logic devices can be applied in such implementations. Detailed PAL design examples of a serial CRC-16 generator and an 8-bit parallel CRC-CCITT generator are included in the appendix for reference.

#### CONFERENCE PROCEEDINGS

CP-102

DOING YOUR OWN THING IN HIGH-SPEED DIGITAL ARITHMETIC

(System Design Handbook, Section 4)

This tutorial paper presents in detail two of the standard tricks of the trade in high-speed arithmetic: carry prediction and bypassing, and Booth multiplication. Emphasis is placed on gaining understanding of these techniques, but there is also some information on actual products which incorporate them. ing the diagnostic hardware are simple to test and ally more reliable. This diagnostic technique and

#### CP-109

MINIMUM CHIP-COUNT NUMBER CRUNCHER USES **BIPOLAR CO-PROCESSOR** 

(System Design Handbook, Section 4)

The high speed, programmability, and flexibility of bipolar parts are exploited in a floating-point arithmetic co-processor board which is presented in this paper. The operation of the co-processor and the detailed implementation is supplied. The paper concludes with a comparison of the performance of the bipolar co-processor with other implementations. This design is found to have much better performance while maintaining a low chip count, thus providing a cost-effective

SUPERCHARGING MICROPROCESSOR ARITHMETIC (System Design Handbook, Section 4)

MOS or bipolar microprocessors have fairly extensive instruction sets. However applications requiring high-speed arithmetic computations such as multiply and divide operations, may preclude the use of the microprocessors. In situations where extensive number crunching is required with minimal external hardware, low cost, and a short development cycle, the Monolithic Memories SM54/74S516, 16-bit multiplier/divider provides an excellent solution.

This paper presents simple hardware interfaces for using the 'S516 with the Am29116 in a graphics environment. Another application using the 'S516 with the 8086 is also discussed. The performance of these microprocessors with and without the 'S516 are tabulated and the speed enhancements achieved are 6:1 for the AM29116 and 3:1 for the 8086, for a multiply operation.

FAST 64 x 64 MULTIPLICATION USING 16 x 16 FLOW-THROUGH MULTIPLIER AND WALLACE TREES (System Design Handbook, Section 4)

The Monolithic Memories SN54/74S556 is a high-speed fully-parallel 16 x 16 multiplier and it provides the entire 32bit product on a flowthrough basis from a single part. It is available in an 84-pin Leadless Chip Carrier (LCC) and 88pin, pin-grid array packages. 8 x 8 40-pin array-multipliers such as the SN54/74S557/8 have been available for several years, however there is a large parts count for implementing longer wordlengths.

This paper describes the design philosophy and internal architecture of the 'S556 and applications for larger wordlength multiplications such as 32, 48, and 64 bits using these multipliers and high-speed PROMs and ALUs also available from Monolithic Memories.

The system advantages for using the 'S566 over the MPY-16H-class multipliers is also discussed; the main advantages being the availability of the entire product each cycle and the space savings on the board.

## ARTICLE REPRINTS

AR-100

PAL SHRINKS AUDIO SPECTRUM ANALYZER (PART 1 OF 2) and the PAL imple (PART 1 OF 2)

Using an audio spectrum analyzer as the example, the author demonstrates how PALs can reduce board space, maximize performance, save money, and improve quality for DSP. Specific diagrams offer ways a designer can build versatility into the microprogram to create other applications.

#### AR-101

PAL SPECTRUM ANALYZER IMPROVES PERFORMANCE (PART 2 of 2)

Continuing the idea from the first part of this two part paper (AR-100), the author adds ideas from the reality of high performance to the use of PALs in DSP architecture. Control logic is the key to success since PALs have flexible coding. Simplified tables and diagrams round out the author's mable logic available are PLA PROM, and PAL The noitartsulli

#### AR-108 examplementation examples Ar benoice eramples

STATE-OF-THE-ART IN HIGH SPEED ARITHMETIC INTEGRATED CIRCUITS

Use of bipolar technology to construct arithmetic ICs has resulted in devices with increasing switching speed and gate density and low power dissipation. Future technological advances should have an even greater impact on product performance through larger wafer diameters and sharper patprogrammable logic arrays are receiving little indicated and their digital circuits more tion from designers striving to make their digital circuits more

AN 8 x 8 MULTIPLIER AND 8-BIT MICROPROCESSOR PERFORM 16 x 16 BIT MULTIPLICATION

A special algorithm implemented in software doubles an 8 x 8-bit multiplier's usual capabilities, permitting efficient 16 x 16 multiplications of signed, unsigned or mixed two'scomplement numbers. The article presents this requisite multiplication algorithm as it is implemented on a Z80 μP utilizing the SN74S558. of programmable array logic and available

**REAL-TIME PROCESSING GAINS GROUND WITH FAST** DIGITAL MULTIPLICATION

Refinements in algorithm and hardware have improved the speed and power of single-chip multipliers. These chips can speed the complex operations needed for digital treatment, which previously could be carried out off line using large computers. Functions like autocorrelation and fast Fourier transforms necessary for digital filtering and compression, for example, can now be done in real time using these new multipliers. Algorithms and specific applications for these new multipliers are given in this paper.

#### AR-112

SINGLE-CHIP CONTROLLER INCREASES MICRO-PROCESSOR THROUGHPUT

(PAL Handbook, Section 8)

A design technique using Programmable Array Logic to minimize hardware in a DMA controller that combines fast response with the potential to service multiple input or output devices and the flexibility to handle many different applications is presented in this paper.

## AR-113 FPLA ARBITER CONCEPT ADAPTS TO APPLICATION NEEDS (PAL Handbook, Section 8)

The FPLA arbiter, specifically the PAL, implements an efficient, easily customized arbiter whose versatile Boolean statement format meets numerous system requirements. Applications illustrating the advantages of the PAL concept are explored in this article.

## AR-114 PROGRAMMABLE ARRAY LOGIC TO FLEXIBLE APPLICATIONS OF 8-BIT WIDE MEMORIES (PAL Handbook, Section 8)

The flexible application of memory devices in small microprocessor based systems has been enhanced by the introduction of 8-bit wide static random access memories. Using programmable logic technology in conjunction with 8-bit wide memory devices adds even more flexibility and helps to reduce parts count. The three basic types of programmable logic available are PLA, PROM, and PAL. The advantages of using PALs over PLAs and PROMs for this application are explored. A detailed implementation example is also provided.

## AR-115 FIELD-PROGRAMMABLE LOGIC ARRAYS BRIDGE THE STANDARD-IC/GATE ARRAY GAP

Once considered endangered species in light of rapidly developing gate-array and custom-VLSI technologies, fieldprogrammable logic arrays are receiving increased attention from designers striving to make their digital circuits more compact without incurring large engineering costs. The devices' unique internal architectures, coupled with their ability to promote fast, interactive product design cycles, allow high-speed, medium-density systems to benefit from low production costs, optimized logic implementations and simple revisability. Moreover, field-programmable logic families consist of standard, second-sourced components and thus allow designers to create customized circuit elements without risking long delivery times and without making production commitments to unproven designs. The advantages of programmable array logic and available software tools are explored in this article.

#### AR-116 ON-CHIP CIRCUITRY REVEALS SYSTEM'S LOGIC STATES

As computer and data processing systems grow in size and complexity, designers must continue to refine the methods needed to test them. One method, based on serial scan diagnostics, affords a systematic diagnostic technique for pinpointing hardware failures in a digital system. The diagnostic capability is implemented in a system by adding special hardware that enables key test points to be sampled and important control signals to be stimulated. Systems containing the diagnostic hardware are simple to test and are usually more reliable. This diagnostic technique and the two families of devices which incorporate this diagnostic hardware (Diagnostic PROMs and 8-Bit Register) are the subject of this paper.

## AR-117 SINGLE-CHIP CONTROLLERS COVER RAMS

As dynamic RAMs become widely used, demand is growing for automatic sequencing of RAM access signals and refresh controls. NSC's DP8408 and DP8409 are single-chip dynamic RAM controllers available also from Monolithic Memories as the 74S408/9 series.


A short description of dynamic RAM operation is provided and both devices are described in several applications.

## AR-118 PROGRAMMING LOGIC CHIPS ON PERSONAL COMPUTERS

Programmable Array Logic chips are fast becoming an economical alternative to custom integrated circuits. Personal computers can assist in the design of programmable arrays, further reducing the cost of developing custom electronic logic. PALASM, the CAD tool for PALs, which was previously available only for mainframes and minicomputers, is now available for many popular personal computers. This article outlines the design process for PALs using PALASM and personal computers.

## Package Drawings

Package Engineer — Robert Newmer Draftsman — Phuong Tran



## **Package Drawings**

Package Engineer — Robert Newman Draftsman — Phuong Tran

|   | Leads/Finish                    | 15-3 |
|---|---------------------------------|------|
|   | Package Body                    | 15-3 |
|   | Aluminum Bonding Wire           | 15-3 |
|   | Side Brazed                     | 15-4 |
|   | D-24S                           | 15-5 |
|   | D-40                            | 15-6 |
|   | D-48                            | 15-7 |
| F | lat Pack                        |      |
|   | F-16                            | 15-8 |
|   |                                 | 15-9 |
|   | F-18                            | 15-9 |
|   | F-20-1                          | 15-1 |
|   | F-24-3                          | 15-1 |
|   | F-24-4                          | 15-1 |
|   | F-42-1                          | 15-1 |
|   | F-42-2                          | 15-1 |
| C | erdip                           |      |
|   | Caps and Bases                  | 15-1 |
|   | Cavity/Die Attach               | 15-1 |
|   | Lead Frame Material/Lead Finish | 15-1 |
|   | J-16                            | 15-1 |
|   | J-18                            | 15-1 |
|   | J-20                            | 15-1 |
|   | J-24S                           | 15-1 |
|   | J-24                            | 15-1 |
|   | J-40                            | 15-1 |

| Lea | dle               | 200 | 8 ( | C  | h  | i   | n  |    | C  | 2  | 16 | rı | ri | i | 2 | r |  |      |  |      |   |
|-----|-------------------|-----|-----|----|----|-----|----|----|----|----|----|----|----|---|---|---|--|------|--|------|---|
| L   | -20<br>-28<br>-44 |     |     |    |    |     |    |    |    |    |    |    |    |   |   |   |  |      |  | 15-2 | 2 |
| Mo  | lde               | d   |     |    |    |     |    |    |    |    |    |    |    |   |   |   |  |      |  |      |   |
| ι   | ead               | Fra | ıme | 9  |    |     |    |    |    |    |    |    |    |   |   |   |  |      |  | 15-2 | 2 |
|     | Gold              |     |     |    |    |     |    |    |    |    |    |    |    |   |   |   |  |      |  | 15-2 | 2 |
| F   | Packa             | age | В   | od | y  |     |    |    |    |    |    |    |    |   |   |   |  |      |  | 15-2 | 2 |
| L   | ead               | Fin | ish | 1  |    |     |    |    |    |    |    |    |    |   |   |   |  |      |  | 15-2 | 2 |
|     | Die A             | tta | ch  | Pa | ac | 1/1 | 30 | or | nd | in | ıg | 1  |    |   |   |   |  |      |  | 15-2 | 2 |
| 1   | N-16              |     |     |    |    |     |    |    |    |    |    |    |    |   |   |   |  |      |  | 15-2 | 2 |
| 1   | N-18              |     |     |    |    |     |    |    |    |    |    |    |    |   |   |   |  |      |  | 15-2 | 2 |
| 1   | <b>N-20</b>       |     |     |    |    |     |    |    |    |    |    |    |    |   |   |   |  |      |  | 15-2 | 2 |
| - 1 | N-245             | 3.  |     |    |    |     |    |    |    |    |    |    |    |   |   |   |  |      |  | 15-2 | 2 |
| - 1 | N-24              |     |     |    |    |     |    |    |    |    |    |    |    |   |   |   |  |      |  | 15-2 | 2 |
| 1   | N-40              |     |     |    |    |     |    |    |    |    |    |    |    |   |   |   |  |      |  | 15-2 | 2 |
| ř   | N-48              |     |     |    |    |     |    |    |    |    |    |    |    |   |   |   |  |      |  | 15-2 |   |
| Top | В                 | ra  | ze  | 20 | 1  | (   | -  | 9  | ra | a  | n  | n  | i  | C | , |   |  |      |  |      |   |
|     | Т-24              |     |     |    |    |     |    |    |    |    |    |    |    |   |   |   |  |      |  | 15-2 | 2 |
| Cei | r <b>P</b> a      | ck  | ζ.  |    |    |     |    |    |    |    |    |    |    |   |   |   |  |      |  |      |   |
| 1   | W-16              |     |     |    |    |     |    |    |    |    |    |    |    |   |   |   |  | <br> |  | 15-2 | 2 |
|     | W-20              |     |     |    |    |     |    |    |    |    |    |    |    |   |   |   |  |      |  | 15-3 |   |
|     | W-24              |     |     |    |    |     |    |    |    |    |    |    |    |   |   |   |  |      |  | 15-3 | š |
|     |                   |     |     |    |    |     |    |    |    |    |    |    |    |   |   |   |  |      |  |      |   |

#### Leads/Finish

Monolithic Memories Incorporated provides high strength nickel iron steel (Alloy 42) leads on all flat pack and side braze packaged devices. In addition, the user is offered a choice of two finishes, standard gold plate and solder dip over gold plate.

| Nickel Manganese Cobalt Silicon Chromium Aluminum Carbon Phosphorous Sulfur Iron | 42.0% .50% .19% .07% .06% .024% .012% .006% .001% Balance                                 |
|----------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------|
| erties                                                                           |                                                                                           |
|                                                                                  | 1,427°C                                                                                   |
| ture                                                                             | 380° C                                                                                    |
|                                                                                  | 8.11                                                                                      |
|                                                                                  | 5.4 × 10 <sup>-6</sup>                                                                    |
| ,                                                                                | .03                                                                                       |
|                                                                                  | 71                                                                                        |
| sticity (psi)                                                                    | 21.1 × 10 <sup>6</sup>                                                                    |
| h (ksi)                                                                          | 97                                                                                        |
|                                                                                  | 10%                                                                                       |
|                                                                                  | 208                                                                                       |
|                                                                                  | Manganese<br>Cobalt<br>Silicon<br>Chromium<br>Aluminum<br>Carbon<br>Phosphorous<br>Sulfur |

<sup>\*</sup> Stamping Technology Data Sheet CarTech Data Sheet

#### Lids

Monolithic Memories Incorporated utilizes high durability KOVAR lids on all Flatpack, chip carriers and sidebrazed packages.

#### \*Composition

| Nickel                                        | 29.0%        |
|-----------------------------------------------|--------------|
| Cobalt                                        | 17.0%        |
| Manganese                                     | .30%         |
| Silicon                                       | .20%         |
| Carbon                                        | .02% Maximum |
| Iron                                          | balance      |
| Lid Finish — Gold plating                     |              |
| Melting Point                                 | 1,450° C     |
| Curie Temperature                             | 435°C        |
| Density (g/cc)                                | 8.36         |
| Thermal Conductivity (cal-cm/sq cm-sec°C)     | .05          |
| Electrical Resistivity (micro ohm-cm at 20°C) | 49           |
| *CarTech Data Sheet                           |              |

Monolithic Memories Incorporated utilizes high reliability multilayer ceramics in the body of all side brazed packages. The body ceramic is comprised of a mixture of 90% alumina (AL2O3) with other ceramics such as silica (SiO2), MgO and CaO.

#### \*Physical Properties (nominal)

| · my orden · reperines (memmis)    |                                                                |
|------------------------------------|----------------------------------------------------------------|
| Bulk Density                       | 3.6 grams/cc                                                   |
| Water Absorption                   | ~0%                                                            |
| Vickers Hardness                   | 1,300                                                          |
| Flexural Strength                  | 40,000 psi                                                     |
| Young's Modulus                    | 39 × 10 <sup>6</sup> psi                                       |
| Coefficient of Linear Expansion    | $6.5 \times 10^{-6} (40^{\circ}\text{C} - 00^{\circ}\text{C})$ |
| Thermal Conductivity               | .04 Cal/cm · Sec · °C                                          |
| Specific Heat                      | .20 Cal/g°C                                                    |
| Dielectric Strength                | 10 kv/mm                                                       |
| Volume Resistivity                 | 10 <sup>14</sup> ohm · cm (20°C)                               |
| Volume Resistivity                 | 10 <sup>9</sup> ohm · cm (300°C)                               |
| * Kyocera International Data Sheet |                                                                |
|                                    |                                                                |


#### **Bonding Wire**

Monolithic Memories Incorporated uses 1.25 mil aluminum wire to connect I.C. chips to all hermetic packages. The same high reliability wire is used in side brazed packages, flat packs, cerpacks, chip carriers and cerdip packages.

#### \*Physical Properties


| Composition            | Aluminum<br>Silicon<br>Other | 99%<br>.85% to 1.15%<br>.009% maximum |
|------------------------|------------------------------|---------------------------------------|
| Tensile                |                              |                                       |
| Strength               | 17 to 21 grai                |                                       |
| Elongation             | 1% 70 4%                     |                                       |
| Resistance (ohms/inch) | .94 to 1.1                   |                                       |
| Weight (mg/foot)       | .6168                        |                                       |
|                        |                              |                                       |

<sup>\*</sup> Secon Metals Corp., Data Sheet, 1975



**Package Body** 

## **Sidebrazed Package**



PACKAGE BODY

1. Alumina (Standard Dark)

LID

1. Metal (Plated Kovar) Soldered to Gold, Plated Seal Ring

2. Ceramic Frit

**BONDING WIRE** 

1. 1.25 Mil Aluminum

CAVITY

Gold Over Tungsten for Au/Si
 Eutectic Die Attach

LEAD MATERIAL

Leads/Finish

1. Alloy 42

**LEAD FINISH** 


au/Si

1. Gold Plate (Standard)

2. Solder Dip Over Gold Plate



### D24S Side Brazed Ceramic SKINNYDIP




### NOTES:


- 1. Top Dimension Specified in Inches. Bottom Dimension Specified in mm.
- \* 2. Drawing as Shown Is for Package with Metal Lid. Solder Fillets (5-15 Mils) Not Shown. Ceramic Frit Seal is Available as an Option. Large Tolerance Is Due to Different Lids for Different Cavity Options.
- 3. All Nominal Dimensions Are ± .007 inches Unless Otherwise Specified.
- Lead Material Tolerances Are for Gold Plate Finish Only. Solder Dip Finish Adds 2-10 Mils Thickness to All Lead Tip Dimensions.

4. Lead Material Tolerances Are for Gold Plate Finish Only. Solder Dip


15

**D40 Side Brazed Ceramic DIP** 





## **Flat Pack**



PACKAGE BODY

Alumina (Standard Dark)

LID

Metal (Plated Kovar) Soldered to

BONDING WIRE

1.25 Mil Aluminum

CAVITY/SEAL RING

Gold Over Alumina

**LEAD FINISH** 


Seal Ring


Gold Plating

LEADS

Alloy 42


F16 Flat Pack






- 1. Top Dimension Specified in Inches. Bottom Dimension Specified in mm.
- 2. All Nominal Dimensions Are  $\pm$  .007 inches Unless Otherwise Specified.
- 3. Solder Fillets on Lid Edges Not Shown.

F18 Flat Pack (3/8"x3/8")




- 1. Top Dimension Specified in Inches. Bottom Dimension Specified in mm.
- 2. All Nominal Dimensions Are ± .007 inches Unless Otherwise Specified.

F20-1 Flat Pack (3/8"x3/8")




- 1. Top Dimension Specified in Inches. Bottom Dimension Specified in mm.
- 2. All Nominal Dimensions Are ± .007 inches Unless Otherwise Specified.

F20-2 Flat Pack (1/4"x3/8")




- 1. Top Dimension Specified in Inches. Bottom Dimension Specified in mm.
- 2. All Nominal Dimensions Are ± ..007 inches Unless Otherwise Specified.

### F24-3 Flat Pack (1/4"x3/8")



- 1. Top Dimension Specified in Inches. Bottom Dimension Specified in mm.
- 2. All Nominal Dimensions Are ± .007 inches Unless Otherwise Specified.


F24-4 Flat Pack



NOTES:

- 1. Top Dimension Specified in Inches. Bottom Dimension Specified in mm.
- 2. All Nominal Dimensions Are ± .007 inches Unless Otherwise Specified.

F42-1 Flat Pack (3/4"x3/4")




15

F42-2 Flat Pack

- 1. Top Dimension Specified in Inches. Bottom Dimension Specified in mm.
- 2. All Nominal Dimensions Are ± .007 inches Unless Otherwise Specified.
- 3. Solder Fillets Not Shown.

F42-2 Flat Pack



- 1. Top Dimension Specified in Inches. Bottom Dimension Specified in mm.
- 2. All Nominal Dimensions Are ± .007 inches Unless Otherwise Specified.
- 3. Solder Fillets Not Shown.

# **Cerdip Package**

### **Caps and Bases**

Caps and bases consist of two sections, pressed alumina body and LS-0113 glass seal ring.

### **Properties of pressed Alumina (Nominal)**

Alumina Content Water Absorption ~ 0% 3.80 Specific Gravity Vickers Hardness 1,300

7.1 × 10<sup>-6</sup> ° C(40° C - 400° C) Coefficient of

Linear Expansion Thermal Conductivity

.05 cal/cm·sec· °C

Flexural Strength Dielectric Strength

34,800 psi 10 ky/mm

10<sup>12</sup> Ω · cm (25° C) Volume Resistivity 108 Ω · cm (25° C) Volume Resistivity

### Physical Properties of LS-0113 Seal Glass

Coefficient of

Thermal Expansion

6.4 × 10<sup>-6</sup>/°C

(30 - 250°C)

Specific Gravity Transition Point

6.85 320° C Softening Point Seal Temperature

400° C 450° C

33.0

Dielectric Loss

Tangent

(1MHz·25°C)

85.0

22

Dielectric Constant Volume Resistivity

 $2.5 \times 10^{9}$ 

250° C · Ω cm)

Thermal Conductivity .78

@ 25°C, Kcal/m, hr°C)


CPH/cm<sup>2</sup>

### Cavity/Die Attach

Monolithic Memories Incorporated utilizes high strength eutectic die attach in CerDip packages. CerDip bases have a gold lined cavity and attachment of die occurs through the formation of a silicon/gold eutectic at elevated temperatures.

### **Leadframe Material/Lead Finish**

Monolithic Memories Incorporated uses Alloy 42 as a leadframe material for Cerdip packages. Standard lead finish is tin plate  $(300 - 600 \mu)$ . Solder dip is used to conform to 38510 lead finish spec.



GLASS BASE LEAD FRAME

**LEAD FRAME** 

**BONDING WIRE** 

CAP AND BASE

Alloy 42

1.25 Aluminum

Pressed Alumina


**GLASS** 


CAVITY

**LEAD FINISH** 

LS-0113


Gold Over Alumina For Eutectic Die Attach 1. Tin Plate 2. Solder Dip





- 1. Top Dimension Specified in Inches. Bottom Dimension Specified in mm.
- \* 2. Specified Body Dimensions Allow for Differences Between SSI, MSI and LSI Packages.
- 3. All Nominal Dimensions Are  $\pm$  .007 inches Unless Otherwise Specified.
- 4. Lead Material Tolerances Are for Tin Plate Finish Only. Solder Dip Finish Adds 2 10 Mils Thickness to All Lead Tip Dimensions.

J18 Ceramic DIP




### NOTES:

- 1. Top Dimension Specified in Inches. Bottom Dimension Specified in mm.
- 2. All Nominal Dimensions Are ± .007 inches Unless Otherwise Specified.
- 3. Lead Material Tolerances Are for Tin Plate Finish Only. Solder Dip Finish Adds 2 10 Mils Thickness to All Lead Tip Dimensions.
- 4. Specified Body Dimensions Allow for Differences Between LSI and VLSI Packages.


15

J20 Ceramic DIP




- 1. Top Dimension Specified in Inches. Bottom Dimension Specified in mm.
- \* 2. Specified Body Dimensions Allow for Differences Between SSI, MSI and LSI Packages.
- 3. All Nominal Dimensions Are ± .007 inches Unless Otherwise Specified.
- 4. Lead Material Tolerances Are for Tin Plate Finish Only. Solder Dip Finish Adds 2 10 Mils Thickness to All Lead Tip Dimensions.

### J24S Ceramic SKINNYDIP



- 1. Top Dimension Specified in Inches. Bottom Dimension Specified in mm.
- 2. All Nominal Dimensions Are ± .007 inches Unless Otherwise Specified.
- 3. Lead Material Tolerances Are for Tin Plate Finish Only. Solder Dip Finish Adds 2 10 Mils Thickness to All Lead Tip Dimensions.
- 4. Drawing as Shown Covers Tolerances of Multiple Packages. 46 Selected Sel


J24 Ceramic DIP



- 1. Top Dimension Specified in Inches. Bottom Dimension Specified in mm. O general tool, and another serious linear tool and the serious seriou
- <sup>\*</sup> 2. Specified Body Dimensions Allow for Differences Between, MSI and LSI Packages, For Narrower Tolerance Window See Option
  - 3. All Nominal Dimensions Are ± .007 inches Unless Otherwise Specified. All Nominal Dimensions Are ± .007 inches Unless Otherwise Specified.
- 4. Lead Material Tolerances Are for Tin Plate Finish Only. Solder Dip Finish Adds 2 10 Mils Thickness to All Lead Tip Dimensions.

Leadless Chip Carrier

J40 Ceramic DIP



### NOTES:

- 1. Top Dimension Specified in Inches. Bottom Dimension Specified in mm.
- \* 2. Specified Body Dimensions Allow for Differences Between, MSI and LSI Packages
  - 3. All Nominal Dimensions Are ± .007 inches Unless Otherwise Specified.
- 4. Lead Material Tolerances Are for Tin Plate Finish Only. Solder Dip Finish Adds 2 10 Mils Thickness to All Lead Tip Dimensions.

2. All Nominal Dimensions Are : .007 inches Unless Otherwise Specified.

15

# **Leadless Chip Carrier**

BONDING WIRE

PACKAGE BODY

SEAL RING

CAVITY

DIE (DEVICE)

TERMINALS

### PACKAGE BODY

Alumina (Standard Dark)

### LID

 Metal (Plated Kovar) Soldered to Seal Ring

### TERMINALS/SEAL RING

1. Gold Plating Over Tungsten


### **BONDING WIRE**

1. 1.25 Mil Aluminum

### CAVITY


Gold Over Tungsten for Au/Si Eutectic Die Attach

### L16 Leadless Chip Carrier



- 1. Top Dimension Specified in Inches. Bottom Dimension Specified in mm.
- 2. All Nominal Dimensions Are ± .007 inches Unless Otherwise Specified.
- 3. Solder Fillets on Lid Edges Not Shown.


### L28 Leadless Chip Carrier



.012

- 1. Top Dimension Specified in Inches. Bottom Dimension Specified in mm.
- 2. All Nominal Dimensions Are ± .007 inches Unless Otherwise Specified.
- 3. Solder Fillets on Lid Edges Not Shown.

### L44 Leadless Chip Carrier



# .077 ± .010 .012 .305

### NOTES:

- 1. Top Dimension Specified in Inches. Bottom Dimension Specified in mm.
- 2. All Nominal Dimensions Are ± .007 inches Unless Otherwise Specified.
- 3. Solder Fillets on Lid Edges Not Shown.

Measured at 85° C

### Leadframe

Monolithic Memories Incorporated utilizes the latest high strength, high conductivity copper leadframes for assembling devices in molded plastic packages. Depending on availability, all copper leadframes will be stamped from either ALLOY 195 or TAMAC 5.

Listed below are the physical parameters of these two equivalent alloys:

| Nominal<br>Composition                            | (1) Alloy 195    |                      | (2)Tamac 5    |                         |          |
|---------------------------------------------------|------------------|----------------------|---------------|-------------------------|----------|
|                                                   | Copper           | 97.0%                |               |                         | 98.0%    |
|                                                   | Iron             | 1.5%                 | 200 000       | Iron                    | .75%     |
|                                                   | Tin              | .6%                  | 2000          | Tin                     | 1.25%    |
|                                                   | Phosphore        |                      |               | Phosphorous             | .03%     |
|                                                   | Cobalt           | .8%                  |               | 975.7                   |          |
|                                                   | Aluminum         |                      | % max<br>%max |                         |          |
|                                                   | Lead             |                      | %max          |                         |          |
| Melting Point                                     |                  | 1,090°C              | IIV MOT       | 1.075°C                 |          |
| Density (G/cc)                                    |                  | 8.92                 |               | 8.8                     |          |
| Coefficient of<br>Thermal Expa<br>(20 - 300° C) c |                  | 1.69×10              | 0-5           | 1.67 × 10 <sup>-5</sup> |          |
| Thermal Cond<br>at 20°C cal -                     |                  | in mm.               |               |                         |          |
| - sec - °C<br>Electrical<br>Resistivity           |                  | .47                  |               | .33                     | rohes Un |
| (microhm - cm                                     | n @ 20° C)       | 3.94                 |               | 4.93                    |          |
| Modulus of<br>Elasticity (psi)                    |                  | 1.73×1               | 07            | 1.71 × 10 <sup>7</sup>  |          |
| Tensile Streng                                    | jth -            | <del>&lt; 020.</del> |               |                         |          |
| (ksi)                                             |                  | 75/85                |               | 69/79                   |          |
| Elongation                                        |                  | 2 - 5%               |               | 4 - 7%                  |          |
| Vickers Hardn<br>Mechanical C                     | T#65 ± 1007.5. 1 | 157 - 17             | 5             | 150 -                   |          |

All leadframes are sufficiently strong so that leads in the finished package will survive two 90° bends (bend is complete cycle 0° to 90° to 0°) without fracturing.

- (1) OLIN Brass data sheet, 1971
- (2) TAMAGAWA data sheet, 1980

### **Bonding Wire**

Monolithic Memories Incorporated chips are connected to package leads using 1.0 mil, 1.25 mil, or 1.30 mil gold wire, depending on assembly and device requirements. In some cases, the impurities of the gold wire will vary to accommodate particular devices. Listed below are typical parameters:

Composition

| Gold      | 99.9990 |         |       |
|-----------|---------|---------|-------|
| Silver    | .0001   | -       | .001  |
| Calcium   | .0001   | -       | .001  |
| Copper    | .00001  | -       | .0002 |
| Iron      | .0001   | -       | .001  |
| Beryllium | .0001   | nm-ni l | .001  |
| Magnesium | .0001   | holling | .001  |
| Others    | .0001   | -       | .001  |
|           |         |         |       |

| Diameter | Elongation |         | *Resistance<br>ohms per in. |             |
|----------|------------|---------|-----------------------------|-------------|
| .00100   | 3 - 6%     | 8 - 12  | 1.13 - 1.20                 | 2.83 - 3.20 |
| .00125   | 3 - 6%     | 10 - 14 | .7277                       | 4.42 - 5.00 |
| .00130   | 3 - 6%     | 14 - 18 | .6771                       | 4.78 - 5.41 |

\*Secon Metal data sheet

### **Package Body**

Monolithic Memories Incorporated utilizes a low chlorine thermosetting epoxy resin for all molded assembly. This moisture resistant thermally conductive plastic provides high reliability protection in a commercial environment.

| 4 |      |      |       |      |
|---|------|------|-------|------|
| T | herr | nose | t Dis | etic |

| <sup>1</sup> Thermo                          | set Plastic                               |
|----------------------------------------------|-------------------------------------------|
| Thermal Expansion                            | 2.5 × 10 <sup>-5</sup> ° C max.           |
| Thermal Conductivity                         | 1.6 × 10 <sup>-3</sup> Cal/Sec cm °C min. |
| Glass Transition Temperature                 | 150°C min.                                |
| Heat Deflection Temperature                  | 200° C min.                               |
| Water Absorption After                       |                                           |
| Boiling for 24 Hrs.                          | .5% max.                                  |
| Specific Gravity                             | 1.80 - 1.86                               |
| Volume Resistivity                           | . org .                                   |
| (Room Temperature)                           | $10^{15} \Omega$ -cm                      |
| Volume Resistivity (150°C)                   | 10 <sup>13</sup> Ω -cm                    |
| Dielectric Constant (1MHz)                   | 4.5 max.                                  |
| Flexural Strength                            | 19,000 PSI                                |
| Impact Strength                              | 2.5 kgf ● cm/mm <sup>2</sup>              |
| Free Na <sup>+</sup> but no stelling ashios. | 5 PPM max.                                |
| Free CI <sup>-</sup>                         | 5 PPM max.                                |
| Hydrolyzable Chlorine                        | 300 PPM max.                              |

### **Lead Finish**

Monolithic Memories Incorporated molded devices come standard with 300 - 600 micro inches of tin plating on all exposed leads. This finish provides the user with a solderable surface for PC board attachment.

In addition to tin plating, Monolithic Memories Incorporated offers a solder dip finish. This finish puts a coating of solder on all exposed metal and results in excellent solderability of the finished package.

## Die Attach Pad/Bonding


Monolithic Memories Incorporated utilizes high strength conductive epoxy to attach die to P-Dip leadframes. The leadframe is plated with 150 micro inches of silver in the die attach area to enhance the strength and reliability of the bond.

\*Epoxy Characteristics (typical)

\* Amicon Corporation data sheet

| Epoxy Characteristics (typical)  | Co.                  |
|----------------------------------|----------------------|
| Specific Gravity                 | 2.31                 |
| Shore "D" Hardness (ASTM-D-1706) | 84                   |
| Coefficient of Thermal           |                      |
| Expansion (cm/cm°C)              | $2.5 \times 10^{-5}$ |
| Tensile Strength (ASTM-D-1002)   |                      |
| Measured at 25° C                | 2,100 PSI            |
| Measured at 85°C                 | 1,500 PSI            |
| Volume Resistivity               |                      |
| (ohm - cm, 25° C - 155° C)       | .001                 |
| Resistivity After 200 Hrs.       |                      |
| Aging at 180° C                  | .0001                |
|                                  |                      |


### **Molded Package** BONDING WIRE DIE PAD LEAD FRAME PACKAGE BODY DIE (DEVICE) **LEAD FRAME BONDING WIRE PACKAGE BODY** 1. Copper Alloy 195. 1. 1.00 Mil Gold Wire. Thermoset Plastic. 2. Copper Alloy Tamac 5. 2. 1.25 Mil Gold Wire. 3. 1.30 Mil Gold Wire. **LEAD FINISH** DIE PAD **DIE BOND** Silver Filled Epoxy. 1. Tin Plating. Spot Silver Plating 2. Solder Dip. (150 Micro - Inches).




- 1. Ejector Pin Marks Are Optional.
- 2. Top Dimension Specified in Inches. Bottom dimension specified in mm.
- 3. All Nominal Dimensions Are  $\pm$  .007 inches Unless Otherwise Specified.
- 4. Lead Material Tolerances Are for Tin Plate Finish Only, Solder Dip Finish Adds 2 10 Mils Thickness to All Lead Tip Dimensions.

15

### N18 Molded DIP



### N20 Molded DIP




- 1. Ejector Pin Marks Are Optional.
- 2. Top Dimension Specified in Inches. Bottom dimension specified in mm.
- 3. All Nominal Dimensions Are ± .007 inches Unless Otherwise Specified.
- 4. Lead Material Tolerances Are for Tin Plate Finish Only. Solder Dip Finish Adds 2 10 Mils Thickness to All Lead Tip Dimensions.

### N24S Molded SKINNYDIP N40 Molded D1P 24 12 .086 DIA (2) (EJECTOR PIN) .018 .126 3.200 .035 DIA .060 1.524 (PIN NO. 1 IDENTIFY) 300 → .060 252 ± .010 1.524 .130 1.196 ± .015 30.378 ± .381 .285 ± .010 7.239 ± .254 .155 3.937 REF 5° - 12° REF (2) .011 ± .002 .130 ± .010 .365 ± .025 9.271 ± .635 989. - to N24 Molded DIP .273 6.934 .086 DIA (2)-12 (EJECTOR PIN) .018 4. Lead Material Tolerano 000. .035 DIA 15.240 .060 1.524 .070 1.778 (PIN NO. 1 IDENTIFY) 546 ± .010 13.868 ± .254 1.256 ± .015 31.902 ± .381 .150 3.810 .305 ± .010 7.747 ± .254 .155 3.937 REF 4° - 11° REF. (2) .011 ± .002 .036 .130 ± .010 3.302 ± .254 .178 4.521 REF. (2) .660 ± .025 16.764 ± .635


- 1. Ejector Pin Marks Are Optional.
- 2. Top Dimension Specified in Inches. Bottom dimension specified in mm.
- 3. All Nominal Dimensions Are ± .007 inches Unless Otherwise Specified.
- 4. Lead Material Tolerances Are for Tin Plate Finish Only. Solder Dip Finish Adds 2 10 Mils Thickness to All Lead Tip Dimensions.

N40 Molded DIP



- 1. Ejector Pin Marks Are Optional.
- 2. Top Dimension Specified in Inches. Bottom dimension specified in mm.
- 3. All Nominal Dimensions Are ± .007 inches Unless Otherwise Specified.
- 4. Lead Material Tolerances Are for Tin Plate Finish Only. Solder Dip Finish Adds 2 10 Mils Thickness to All Lead Tip Dimensions.

N48 Molded DIP



### NOTES:


- 1. Ejector Pin Marks Are Optional.
- 2. Top Dimension Specified in Inches. Bottom dimension specified in mm.
- 3. All Nominal Dimensions Are  $\pm$  .007 inches Unless Otherwise Specified.

4. Lead Material Tolerances Are for Tin Plate Finish Only. Solder Dip Finish Adds 2 - 10 Mils Thickness to All Lead Tip Dimensions.

15


T24 Top Brazed Ceramic DIP (With Heat Sink)

# Top Brazed Heat Sink Package



- 1. Top Dimension Specified in Inches. Bottom Dimension Specified in mm.
- 2. All Nominal Dimensions Are ± .007 inches Unless Otherwise Specified.

| PACKAGE BODY            | LID                                               | LEAD MATERIAL | BONDING WIRE      |
|-------------------------|---------------------------------------------------|---------------|-------------------|
| Alumina                 | Metal (Plated Kovar)<br>Soldered to Seal Ring.    | Alloy 42      | 1.25 Mil Aluminum |
| CAVITY                  | LEAD FINISH                                       | HEAT SINK     | PREFORM           |
| Gold Over Tungsten      | 1. Gold Plate (Standard)                          | Blue Anodized | Conductive Epoxy  |
| For Eutectic Die Attach | <ol><li>Solder Dip Over<br/>Gold Plate.</li></ol> | Aluminum      |                   |



Alloy 42

### BONDING WIRE 1.25 Aluminum


CAP AND BASE
Pressed Alumina

GLASS LS-0113 CAVITY
Gold Over Alumina
For Eutectic Die Attach

# 1. Bright Tin

2. Solder Dip


### W16 CERPACK



15


- 1. Top Dimension Specified in Inches. Bottom Dimension Specified in mm.
- 2. All Nominal Dimensions Are ± .007 inches Unless Otherwise Specified. 100 geolotic seriori 100, 4 er A grolenomic lanimol/ IIA. S
- 3. Lead Material Tolerances Are for TinPlate Finish Only. Solder Dip Finish Adds 2 10 Mils Thickness to All Lead Tip Dimensions.





### NOTES:

- 1. Top Dimension Specified in Inches. Bottom Dimension Specified in mm.
- 2. All Nominal Dimensions Are ± .007 inches Unless Otherwise Specified.
- 3. Lead Material Tolerances Are for TinPlate Finish Only. Solder Dip Finish Adds 2 10 Mils Thickness to All Lead Tip Dimensions.



- 1. Top Dimension Specified in Inches. Bottom Dimension Specified in mm. anamid molfos, and in behing a managed molfost and anamid got of
- 2. All Nominal Dimensions Are ± .007 inches Unless Otherwise Specified. TO seein U serion 700. ± enA englanemic lanimout IIA. S
- 3. Lead Material Tolerances Are for TinPlate Finish Only. Solder Dip Finish Adds 2 10 Mils Thickness to All Lead Tip Dimensions.